OpenCores
URL https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

[/] [an-fpga-implementation-of-low-latency-noc-based-mpsoc/] [trunk/] [mpsoc/] [perl_gui/] [lib/] [interface/] [RxD_sim.ITC] - Blame information for rev 38

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 alirezamon
#######################################################################
2
##      File: RxD_sim.ITC
3
##
4
##      Copyright (C) 2014-2016  Alireza Monemi
5
##
6
##      This file is part of ProNoC 1.8.0
7
##
8
##      WARNING: THIS IS AN AUTO-GENERATED FILE. CHANGES TO IT
9
##      MAY CAUSE UNEXPECTED BEHAIVOR.
10
################################################################################
11
 
12
$HashRef = bless( {
13
                    'modules' => {
14
                                   'jtag_uart_wb' => {}
15
                                 },
16
                    'category' => 'Communication',
17
                    'gui_status' => {
18
                                      'status' => 'ideal',
19
                                      'timeout' => 0
20
                                    },
21
                    'connection_num' => 'single connection',
22
                    'file_name' => '/home/alireza/mywork/mpsoc/src_peripheral/jtag/jtag_uart/jtag_uart_wb.v',
23
                    'module_name' => 'jtag_uart_wb',
24
                    'name' => 'RxD_sim',
25
                    'ports' => {
26
                                 'RxD_wr_sim' => {
27
                                                   'outport_type' => 'concatenate',
28
                                                   'range' => '',
29
                                                   'name' => 'RxD_wr_sim',
30
                                                   'type' => 'input',
31
                                                   'connect_range' => '',
32
                                                   'connect_type' => 'output',
33
                                                   'default_out' => 'Active low',
34
                                                   'connect_name' => 'RxD_wr_sim'
35
                                                 },
36
                                 'RxD_din_sim' => {
37
                                                    'connect_name' => 'RxD_din_sim',
38
                                                    'range' => '7:0',
39
                                                    'name' => 'RxD_din_sim',
40
                                                    'connect_range' => '7:0',
41
                                                    'type' => 'input',
42
                                                    'default_out' => 'Active low',
43
                                                    'connect_type' => 'output',
44
                                                    'outport_type' => 'concatenate'
45
                                                  },
46
                                 'RxD_ready_sim' => {
47
                                                      'outport_type' => 'concatenate',
48
                                                      'range' => '',
49
                                                      'name' => 'RxD_ready_sim',
50
                                                      'connect_type' => 'input',
51
                                                      'default_out' => 'Active low',
52
                                                      'type' => 'output',
53
                                                      'connect_range' => '',
54
                                                      'connect_name' => 'RxD_ready_sim'
55
                                                    }
56
                               },
57
                    'type' => 'socket'
58
                  }, 'intfc_gen' );

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.