OpenCores
URL https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

[/] [an-fpga-implementation-of-low-latency-noc-based-mpsoc/] [trunk/] [mpsoc/] [perl_gui/] [lib/] [interface/] [wb_addr_map.ITC] - Blame information for rev 48

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 16 alirezamon
$HashRef = bless( {
2
                    'connection_num' => 'single connection',
3
                    'name' => 'wb_addr_map',
4
                    'description' => 'reset source',
5
                    'modules' => {
6
                                   'wishbone_bus' => {},
7
                                   'bus_arbiter' => {}
8
                                 },
9
                    'ports' => {
10
                                 'm_grant_addr' => {
11
                                                     'outport_type' => 'concatenate',
12
                                                     'connect_name' => 'grant_addr',
13
                                                     'connect_type' => 'input',
14
                                                     'range' => 'Aw-1       :   0',
15
                                                     'name' => 'grant_addr',
16
                                                     'connect_range' => 'Aw-1       :   0',
17 17 alirezamon
                                                     'default_out' => 'Active low',
18 16 alirezamon
                                                     'type' => 'output'
19
                                                   },
20
                                 's_sel_one_hot' => {
21
                                                      'outport_type' => 'concatenate',
22
                                                      'connect_name' => 'sel_one_hot',
23
                                                      'connect_type' => 'output',
24
                                                      'range' => 'S-1        :   0',
25
                                                      'name' => 'sel_one_hot',
26
                                                      'connect_range' => 'S-1        :   0',
27 17 alirezamon
                                                      'default_out' => 'Active low',
28 16 alirezamon
                                                      'type' => 'input'
29
                                                    }
30
                               },
31 48 alirezamon
                    'file_name' => 'mpsoc/rtl/src_peripheral/bus/wishbone_bus.v',
32 16 alirezamon
                    'module_name' => 'wishbone_bus',
33
                    'type' => 'socket',
34
                    'category' => 'wishbone'
35
                  }, 'intfc_gen' );

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.