OpenCores
URL https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

[/] [an-fpga-implementation-of-low-latency-noc-based-mpsoc/] [trunk/] [mpsoc/] [perl_gui/] [lib/] [interface/] [wb_master.ITC] - Blame information for rev 16

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 16 alirezamon
$HashRef = bless( {
2
                    'connection_num' => 'single connection',
3
                    'name' => 'wb_master',
4
                    'description' => 'wish bone bus master interface',
5
                    'modules' => {
6
                                   'clk_socket' => {},
7
                                   'wb_master_socket' => {},
8
                                   'wb_slave_socket' => {},
9
                                   'reset_socket' => {}
10
                                 },
11
                    'ports' => {
12
                                 'err_o' => {
13
                                              'outport_type' => 'concatenate',
14
                                              'connect_name' => 'err_i',
15
                                              'connect_type' => 'input',
16
                                              'range' => '',
17
                                              'name' => 'err_o',
18
                                              'connect_range' => '',
19
                                              'type' => 'output'
20
                                            },
21
                                 'stb_i' => {
22
                                              'outport_type' => 'concatenate',
23
                                              'connect_name' => 'stb_o',
24
                                              'connect_type' => 'output',
25
                                              'range' => '',
26
                                              'name' => 'stb_i',
27
                                              'connect_range' => '',
28
                                              'type' => 'input'
29
                                            },
30
                                 'cyc_i' => {
31
                                              'outport_type' => 'concatenate',
32
                                              'connect_name' => 'cyc_o',
33
                                              'connect_type' => 'output',
34
                                              'range' => '',
35
                                              'name' => 'cyc_i',
36
                                              'connect_range' => '',
37
                                              'type' => 'input'
38
                                            },
39
                                 'dat_i' => {
40
                                              'outport_type' => 'concatenate',
41
                                              'connect_name' => 'dat_o',
42
                                              'connect_type' => 'output',
43
                                              'range' => 'Dw-1      :   0',
44
                                              'name' => 'dat_i',
45
                                              'connect_range' => 'Dw-1      :   0',
46
                                              'type' => 'input'
47
                                            },
48
                                 'ack_o' => {
49
                                              'outport_type' => 'concatenate',
50
                                              'connect_name' => 'ack_i',
51
                                              'connect_type' => 'input',
52
                                              'range' => '',
53
                                              'name' => 'ack_o',
54
                                              'connect_range' => '',
55
                                              'type' => 'output'
56
                                            },
57
                                 'rty_o' => {
58
                                              'outport_type' => 'concatenate',
59
                                              'connect_name' => 'rty_i',
60
                                              'connect_type' => 'input',
61
                                              'range' => '',
62
                                              'name' => 'rty_o',
63
                                              'connect_range' => '',
64
                                              'type' => 'output'
65
                                            },
66
                                 'tag_i' => {
67
                                              'outport_type' => 'concatenate',
68
                                              'connect_name' => 'tag_o',
69
                                              'connect_type' => 'output',
70
                                              'range' => 'TAGw-1    :   0',
71
                                              'name' => 'tag_i',
72
                                              'connect_range' => 'TAGw-1    :   0',
73
                                              'type' => 'input'
74
                                            },
75
                                 'adr_i' => {
76
                                              'outport_type' => 'concatenate',
77
                                              'connect_name' => 'adr_o',
78
                                              'connect_type' => 'output',
79
                                              'range' => 'Aw-1      :   0',
80
                                              'name' => 'adr_i',
81
                                              'connect_range' => 'Aw-1      :   0',
82
                                              'type' => 'input'
83
                                            },
84
                                 'dat_o' => {
85
                                              'outport_type' => 'concatenate',
86
                                              'connect_name' => 'dat_i',
87
                                              'connect_type' => 'input',
88
                                              'range' => 'Dw-1      :   0',
89
                                              'name' => 'dat_o',
90
                                              'connect_range' => 'Dw-1      :   0',
91
                                              'type' => 'output'
92
                                            },
93
                                 'we_i' => {
94
                                             'outport_type' => 'concatenate',
95
                                             'connect_name' => 'we_o',
96
                                             'connect_type' => 'output',
97
                                             'range' => '',
98
                                             'name' => 'we_i',
99
                                             'connect_range' => '',
100
                                             'type' => 'input'
101
                                           },
102
                                 'sel_i' => {
103
                                              'outport_type' => 'concatenate',
104
                                              'connect_name' => 'sel_o',
105
                                              'connect_type' => 'output',
106
                                              'range' => 'SELw-1    :   0',
107
                                              'name' => 'sel_i',
108
                                              'connect_range' => 'SELw-1    :   0',
109
                                              'type' => 'input'
110
                                            }
111
                               },
112
                    'file_name' => '/home/alireza/Mywork/develop/gui/main/lib/verilog/bus.v',
113
                    'module_name' => 'wb_master_socket',
114
                    'type' => 'socket',
115
                    'category' => 'wishbone'
116
                  }, 'intfc_gen' );

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.