OpenCores
URL https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

[/] [an-fpga-implementation-of-low-latency-noc-based-mpsoc/] [trunk/] [mpsoc/] [perl_gui/] [lib/] [ip/] [Other/] [sim_uart.IP] - Blame information for rev 34

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 34 alirezamon 
#######################################################################
2 
##      File: sim_uart.IP
3 
##
4 
##      Copyright (C) 2014-2016  Alireza Monemi
5 
##
6 
##      This file is part of ProNoC 1.7.0
7 
##
8 
##      WARNING: THIS IS AN AUTO-GENERATED FILE. CHANGES TO IT
9 
##      MAY CAUSE UNEXPECTED BEHAIVOR.
10 
################################################################################
11 
 
12 
$simulator_UART = bless( {
13 
                           'file_name' => '/home/alireza/mywork/mpsoc/src_peripheral/Other/simulator_UART.v',
14 
                           'gui_status' => {
15 
                                             'status' => 'ideal',
16 
                                             'timeout' => 0
17 
                                           },
18 
                           'version' => 6,
19 
                           'modules' => {
20 
                                          'simulator_UART' => {}
21 
                                        },
22 
                           'ports' => {
23 
                                        's_stb_i' => {
24 
                                                       'intfc_name' => 'plug:wb_slave[0]',
25 
                                                       'intfc_port' => 'stb_i',
26 
                                                       'range' => '',
27 
                                                       'type' => 'input'
28 
                                                     },
29 
                                        's_cyc_i' => {
30 
                                                       'type' => 'input',
31 
                                                       'range' => '',
32 
                                                       'intfc_name' => 'plug:wb_slave[0]',
33 
                                                       'intfc_port' => 'cyc_i'
34 
                                                     },
35 
                                        's_sel_i' => {
36 
                                                       'intfc_port' => 'sel_i',
37 
                                                       'intfc_name' => 'plug:wb_slave[0]',
38 
                                                       'type' => 'input',
39 
                                                       'range' => 'SELw-1     :   0'
40 
                                                     },
41 
                                        'reset' => {
42 
                                                     'range' => '',
43 
                                                     'type' => 'input',
44 
                                                     'intfc_name' => 'plug:reset[0]',
45 
                                                     'intfc_port' => 'reset_i'
46 
                                                   },
47 
                                        's_cti_i' => {
48 
                                                       'intfc_port' => 'cti_i',
49 
                                                       'intfc_name' => 'plug:wb_slave[0]',
50 
                                                       'type' => 'input',
51 
                                                       'range' => 'TAGw-1     :   0'
52 
                                                     },
53 
                                        's_dat_i' => {
54 
                                                       'intfc_port' => 'dat_i',
55 
                                                       'intfc_name' => 'plug:wb_slave[0]',
56 
                                                       'type' => 'input',
57 
                                                       'range' => 'Dw-1       :   0'
58 
                                                     },
59 
                                        's_ack_o' => {
60 
                                                       'intfc_port' => 'ack_o',
61 
                                                       'intfc_name' => 'plug:wb_slave[0]',
62 
                                                       'range' => '',
63 
                                                       'type' => 'output'
64 
                                                     },
65 
                                        's_addr_i' => {
66 
                                                        'intfc_port' => 'adr_i',
67 
                                                        'intfc_name' => 'plug:wb_slave[0]',
68 
                                                        'type' => 'input',
69 
                                                        'range' => 'S_Aw-1     :   0'
70 
                                                      },
71 
                                        's_dat_o' => {
72 
                                                       'range' => 'Dw-1       :   0',
73 
                                                       'type' => 'output',
74 
                                                       'intfc_name' => 'plug:wb_slave[0]',
75 
                                                       'intfc_port' => 'dat_o'
76 
                                                     },
77 
                                        's_we_i' => {
78 
                                                      'intfc_port' => 'we_i',
79 
                                                      'intfc_name' => 'plug:wb_slave[0]',
80 
                                                      'range' => '',
81 
                                                      'type' => 'input'
82 
                                                    },
83 
                                        'clk' => {
84 
                                                   'intfc_port' => 'clk_i',
85 
                                                   'intfc_name' => 'plug:clk[0]',
86 
                                                   'range' => '',
87 
                                                   'type' => 'input'
88 
                                                 }
89 
                                      },
90 
                           'unused' => {
91 
                                         'plug:wb_slave[0]' => [
92 
                                                                 'tag_i',
93 
                                                                 'bte_i',
94 
                                                                 'rty_o',
95 
                                                                 'err_o'
96 
                                                               ]
97 
                                       },
98 
                           'description' => 'A simple uart that display input characters on simulator terminal using $write command.
99 
',
100 
                           'parameters_order' => [
101 
                                                   'Dw',
102 
                                                   'S_Aw',
103 
                                                   'M_Aw',
104 
                                                   'TAGw',
105 
                                                   'SELw',
106 
                                                   'BUFFER_SIZE',
107 
                                                   'WAIT_COUNT'
108 
                                                 ],
109 
                           'plugs' => {
110 
                                        'reset' => {
111 
                                                     'value' => 1,
112 
                                                     'reset' => {},
113 
                                                     '0' => {
114 
                                                              'name' => 'reset'
115 
                                                            },
116 
                                                     'type' => 'num'
117 
                                                   },
118 
                                        'clk' => {
119 
                                                   'type' => 'num',
120 
                                                   'clk' => {},
121 
                                                   '0' => {
122 
                                                            'name' => 'clk'
123 
                                                          },
124 
                                                   'value' => 1
125 
                                                 },
126 
                                        'wb_slave' => {
127 
                                                        'wb_slave' => {},
128 
                                                        'type' => 'num',
129 
                                                        '0' => {
130 
                                                                 'width' => 1,
131 
                                                                 'name' => 'wb_slave',
132 
                                                                 'addr' => '0xa500_0000 0xa5ff_ffff             Debug'
133 
                                                               },
134 
                                                        'value' => 1
135 
                                                      }
136 
                                      },
137 
                           'ip_name' => 'sim_uart',
138 
                           'ports_order' => [
139 
                                              'reset',
140 
                                              'clk',
141 
                                              's_dat_i',
142 
                                              's_sel_i',
143 
                                              's_addr_i',
144 
                                              's_cti_i',
145 
                                              's_stb_i',
146 
                                              's_cyc_i',
147 
                                              's_we_i',
148 
                                              's_dat_o',
149 
                                              's_ack_o'
150 
                                            ],
151 
                           'hdl_files' => [
152 
                                            '/mpsoc/src_peripheral/Other/simulator_UART.v'
153 
                                          ],
154 
                           'system_h' => '#define ${IP}_DATA_REG                                        (*((volatile unsigned int *) ($BASE)))
155 
 
156 
void ${IP}_putchar(char ch){ //print one char from jtag_uart
157 
        ${IP}_DATA_REG=ch;
158 
}
159 
 
160 
 
161 
void ${IP}_putstring (char * buffer, char sz){
162 
        while (sz){
163 
                ${IP}_putchar(*buffer);
164 
                *buffer++;
165 
                sz--;
166 
        }
167 
}
168 
',
169 
                           'category' => 'Other',
170 
                           'parameters' => {
171 
                                             'SELw' => {
172 
                                                         'content' => '',
173 
                                                         'type' => 'Fixed',
174 
                                                         'global_param' => 'Localparam',
175 
                                                         'info' => 'Parameter',
176 
                                                         'redefine_param' => 1,
177 
                                                         'deafult' => '   4'
178 
                                                       },
179 
                                             'S_Aw' => {
180 
                                                         'deafult' => '   7',
181 
                                                         'redefine_param' => 1,
182 
                                                         'info' => 'Parameter',
183 
                                                         'content' => '',
184 
                                                         'type' => 'Fixed',
185 
                                                         'global_param' => 'Localparam'
186 
                                                       },
187 
                                             'M_Aw' => {
188 
                                                         'redefine_param' => 1,
189 
                                                         'global_param' => 'Localparam',
190 
                                                         'type' => 'Fixed',
191 
                                                         'content' => '',
192 
                                                         'info' => 'Parameter',
193 
                                                         'deafult' => '   32'
194 
                                                       },
195 
                                             'WAIT_COUNT' => {
196 
                                                               'deafult' => '1000',
197 
                                                               'info' => 'If internal buffer has a data, the internal module timer starts counting up in each clock cycle. If Timer reach the WAIT_COUNT value, it writes the buffer vakue on simulator terminal.',
198 
                                                               'global_param' => 'Localparam',
199 
                                                               'type' => 'Spin-button',
200 
                                                               'content' => '2,100000,1',
201 
                                                               'redefine_param' => 1
202 
                                                             },
203 
                                             'Dw' => {
204 
                                                       'redefine_param' => 1,
205 
                                                       'content' => '',
206 
                                                       'global_param' => 'Localparam',
207 
                                                       'type' => 'Fixed',
208 
                                                       'info' => 'Parameter',
209 
                                                       'deafult' => '   32'
210 
                                                     },
211 
                                             'BUFFER_SIZE' => {
212 
                                                                'info' => 'Internal buffer size ',
213 
                                                                'content' => '2,1000,1',
214 
                                                                'global_param' => 'Localparam',
215 
                                                                'type' => 'Spin-button',
216 
                                                                'redefine_param' => 1,
217 
                                                                'deafult' => '100'
218 
                                                              },
219 
                                             'TAGw' => {
220 
                                                         'deafult' => '   3',
221 
                                                         'redefine_param' => 1,
222 
                                                         'content' => '',
223 
                                                         'type' => 'Fixed',
224 
                                                         'global_param' => 'Localparam',
225 
                                                         'info' => 'Parameter'
226 
                                                       }
227 
                                           },
228 
                           'module_name' => 'simulator_UART'
229 
                         }, 'ip_gen' );

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.