OpenCores
URL https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

[/] [an-fpga-implementation-of-low-latency-noc-based-mpsoc/] [trunk/] [mpsoc/] [perl_gui/] [lib/] [perl/] [hdr_file_gen.pl] - Blame information for rev 38

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 17 alirezamon 
use lib 'lib/perl';
2 
 
3 
use strict;
4 
use warnings;
5 
use soc;
6 
use ip;
7 
 
8 
 
9 
 
10 
##################
11 
#     header file gen
12 
##################
13 
 
14 
 
15 
 
16 24 alirezamon 
sub get_instance_global_variable{
17 
        my ($soc,$id)   = @_;
18 
        my $module      =$soc->soc_get_module($id);
19 
        my $module_name =$soc->soc_get_module_name($id);
20 
        my $category    =$soc->soc_get_category($id);
21 
        my $inst        =$soc->soc_get_instance_name($id);
22 
        my @plugs= $soc->soc_get_all_plugs_of_an_instance($id);
23 
        my %params= $soc->soc_get_module_param($id);
24 
        #add two extra variable the instance name and base addresses
25 28 alirezamon 
        my $core_id= $soc->object_get_attribute('global_param','CORE_ID');
26 25 alirezamon 
        $params{CORE_ID}=(defined $core_id)? $core_id: 0;
27 24 alirezamon 
        $params{IP}=$inst;
28 
        $params{CORE}=$id;
29 
        foreach my $plug (@plugs){
30 
                my @nums=$soc->soc_list_plug_nums($id,$plug);
31 
                foreach my $num (@nums){
32 
                        my ($addr,$base,$end,$name,$connect_id,$connect_socket,$connect_socket_num)=$soc->soc_get_plug($id,$plug,$num);
33 
                        #wishbone slave address
34 
                        if((defined $connect_socket) && ($connect_socket eq 'wb_slave')){
35 
                                #print "$addr,$base,$end,$connect_id,$connect_socket,$connect_socket_num\n";
36 
                                my $base_hex=sprintf("0X%08x", $base);
37 
                                my $end_hex=sprintf("0X%08x", $end);
38 
                                my $val="BASE".$num;
39 
                                $params{$val}=$base_hex;
40 
 
41 
                        }
42 
 
43 
 
44 
                }
45 
        }
46 
        $params{BASE}=$params{BASE0} if(defined $params{BASE0});
47 
 
48 17 alirezamon 
 
49 24 alirezamon 
        return (\%params);
50 
}
51 
 
52 
 
53 
sub replace_golb_var{
54 
        my ($hdr,$ref)=@_;
55 
        my %params= %{$ref};
56 
        foreach my $p (sort keys %params){
57 
                my $pattern=  '\$\{?' . $p . '(\}|\b)';
58 
                ($hdr=$hdr)=~s/$pattern/$params{$p}/g;
59 
        }
60 
        return $hdr;
61 
 
62 
}
63 
 
64 
 
65 
 
66 17 alirezamon 
sub generate_header_file{
67 38 alirezamon 
        my ($soc,$project_dir,$sw_path,$hw_path,$dir)= @_;
68 25 alirezamon 
        my $soc_name=$soc->object_get_attribute('soc_name');
69 17 alirezamon 
        $soc_name = uc($soc_name);
70 
        if(!defined $soc_name){$soc_name='soc'};
71 
 
72 
        my @instances=$soc->soc_get_all_instances();
73 
        my $system_h="#ifndef $soc_name\_SYSTEM_H\n\t#define $soc_name\_SYSTEM_H\n";
74 
        #add_text_to_string(\$system_h, "\n #include <stdio.h> \n #include <stdlib.h> \n #include \"aemb/core.hh\"");
75 
 
76 
 
77 
        my $ip = ip->lib_new ();
78 
 
79 
 
80 
        foreach my $id (@instances){
81 
                my $module              =$soc->soc_get_module($id);
82 
                my $module_name =$soc->soc_get_module_name($id);
83 
                my $category    =$soc->soc_get_category($id);
84 
                my $inst                =$soc->soc_get_instance_name($id);
85 24 alirezamon 
 
86 17 alirezamon 
                add_text_to_string(\$system_h,"\n \n /*  $inst   */ \n");
87 25 alirezamon 
                #$inst=uc($inst);
88 17 alirezamon 
                # print base address
89 
                my @plugs= $soc->soc_get_all_plugs_of_an_instance($id);
90 24 alirezamon 
 
91 
 
92 
                my %params= %{get_instance_global_variable($soc,$id)};
93 
 
94 
 
95 17 alirezamon 
                foreach my $plug (@plugs){
96 
                        my @nums=$soc->soc_list_plug_nums($id,$plug);
97 
                        foreach my $num (@nums){
98 
                                my ($addr,$base,$end,$name,$connect_id,$connect_socket,$connect_socket_num)=$soc->soc_get_plug($id,$plug,$num);
99 
                                        #intrrupt
100 
                                        if((defined $connect_socket) && ($connect_socket eq 'interrupt_peripheral')){
101 
                                                add_text_to_string(\$system_h,"//intrrupt flag location\n");
102 
                                                add_text_to_string(\$system_h," #define $inst\_INT (1<<$connect_socket_num)\n") if(scalar (@nums)==1);
103 
                                                add_text_to_string(\$system_h," #define $inst\_$num\_INT    (1<<$connect_socket_num)\n") if(scalar (@nums)>1);
104 
                                        }
105 
 
106 
                        }
107 
                }
108 
 
109 
 
110 24 alirezamon 
                my $hdr                 =$ip->ip_get($category,$module,"system_h");
111 
                #print "$hdr";
112 
 
113 
 
114 
                #   \$\{?IP(\b|\})
115 17 alirezamon 
                if(defined $hdr){
116 24 alirezamon 
                        $hdr=replace_golb_var($hdr,\%params);
117 
                        add_text_to_string(\$system_h,"$hdr\n");
118 
                }
119 17 alirezamon 
 
120 24 alirezamon 
                # Write Software gen files
121 
                my @sw_file_gen = $ip->ip_get_list($category,$module,"gen_sw_files");
122 
                foreach my $file (@sw_file_gen){
123 
                        if(defined $file ){
124 
                                my ($path,$rename)=split('frename_sep_t',$file);
125 
                                $rename=replace_golb_var($rename,\%params);
126 
                                #read the file content
127 
                                my $content=read_file_cntent($path,$project_dir);
128 
                                $content=replace_golb_var($content,\%params);
129 
 
130 
 
131 
                                if(defined $rename){
132 17 alirezamon 
 
133 25 alirezamon 
                                        open(FILE,  ">lib/verilog/tmp") || die "Can not open: $!";
134 24 alirezamon 
                                        print FILE $content;
135 
                                        close(FILE) || die "Error closing file: $!";
136 28 alirezamon 
                                        move ("$dir/lib/verilog/tmp","$sw_path/$rename");
137 24 alirezamon 
 
138 
 
139 
                                }
140 
                        }
141 17 alirezamon 
                }
142 24 alirezamon 
 
143 38 alirezamon 
                # Write Hardware gen files
144 
                my @hw_file_gen = $ip->ip_get_list($category,$module,"gen_hw_files");
145 
                foreach my $file (@hw_file_gen){
146 
                        if(defined $file ){
147 
                                my ($path,$rename)=split('frename_sep_t',$file);
148 
                                $rename=replace_golb_var($rename,\%params);
149 
                                #read the file content
150 
                                my $content=read_file_cntent($path,$project_dir);
151 
                                $content=replace_golb_var($content,\%params);
152 
 
153 
 
154 
                                if(defined $rename){
155 
 
156 
                                        open(FILE,  ">lib/verilog/tmp") || die "Can not open: $!";
157 
                                        print FILE $content;
158 
                                        close(FILE) || die "Error closing file: $!";
159 
                                        move ("$dir/lib/verilog/tmp","$hw_path/$rename");
160 
 
161 
 
162 
                                }
163 
                        }
164 
                }
165 
 
166 
 
167 17 alirezamon 
 
168 
        }
169 
 
170 
        add_text_to_string(\$system_h,"#endif\n");
171 25 alirezamon 
        my $name=$soc->object_get_attribute('soc_name');
172 24 alirezamon 
        open(FILE,  ">lib/verilog/$name.h") || die "Can not open: $!";
173 
                        print FILE $system_h;
174 
                        close(FILE) || die "Error closing file: $!";
175 28 alirezamon 
                        move ("$dir/lib/verilog/$name.h","$sw_path/");
176 17 alirezamon 
 
177 24 alirezamon 
 
178 
 
179 
 
180 17 alirezamon 
}
181 
 
182 
 
183 
1

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.