OpenCores
URL https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

[/] [an-fpga-implementation-of-low-latency-noc-based-mpsoc/] [trunk/] [mpsoc/] [rtl/] [src_peripheral/] [ethmac/] [rtl/] [greybox_tmp/] [cbx_args.txt] - Blame information for rev 48

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 48 alirezamon
INTENDED_DEVICE_FAMILY="Cyclone IV E"
2
LPM_ADDRESS_CONTROL=REGISTERED
3
LPM_INDATA=REGISTERED
4
LPM_OUTDATA=UNREGISTERED
5
LPM_WIDTH=32
6
LPM_WIDTHAD=8
7
USE_EAB=OFF
8
DEVICE_FAMILY="Cyclone IV E"
9
address
10
inclock
11
we
12
q

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.