OpenCores
URL https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

[/] [an-fpga-implementation-of-low-latency-noc-based-mpsoc/] [trunk/] [mpsoc/] [rtl/] [src_topolgy/] [common/] [custom_ni_routing.v] - Blame information for rev 48

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 48 alirezamon
`timescale 1ns / 1ps
2
 
3
module custom_ni_routing  #(
4
    parameter TOPOLOGY = "CUSTOM_NAME",
5
    parameter ROUTE_NAME = "CUSTOM_NAME",
6
    parameter ROUTE_TYPE = "DETERMINISTIC",
7
    parameter RAw  = 4,
8
    parameter EAw  = 4,
9
    parameter DSTPw = 4
10
)
11
(
12
    dest_e_addr,
13
    src_e_addr,
14
    destport
15
);
16
 
17
    input   [EAw-1   :0] dest_e_addr;
18
    input   [EAw-1   :0] src_e_addr;
19
    output  [DSTPw-1 :0] destport;
20
 
21
 
22
   generate
23
 
24
 
25
 
26
 
27
 
28
 
29
        //do not modify this line ===Tcustom1Rcustom===
30
    if(TOPOLOGY == "custom1" && ROUTE_NAME== "custom" ) begin : Tcustom1Rcustom
31
 
32
        Tcustom1Rcustom_conventional_routing  #(
33
            .RAw(RAw),
34
            .EAw(EAw),
35
            .DSTPw(DSTPw)
36
        )
37
        the_conventional_routing
38
        (
39
            .dest_e_addr(dest_e_addr),
40
            .src_e_addr(src_e_addr),
41
            .destport(destport)
42
        );
43
 
44
    end
45
 
46
    endgenerate
47
 
48
 
49
 
50
 
51
 
52
 
53
 
54
 
55
 
56
 
57
 
58
 
59
 
60
 
61
 
62
 
63
endmodule
64
 
65
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.