OpenCores
URL https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

[/] [an-fpga-implementation-of-low-latency-noc-based-mpsoc/] [trunk/] [mpsoc/] [script/] [noc_files.f] - Blame information for rev 48

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 48 alirezamon
 ${workspace_loc}/mpsoc/rtl/arbiter.v
2
 ${workspace_loc}/mpsoc/rtl/src_noc/fattree.v
3
 ${workspace_loc}/mpsoc/rtl/src_noc/route_mesh.v
4
 ${workspace_loc}/mpsoc/rtl/src_noc/baseline.v
5
 ${workspace_loc}/mpsoc/rtl/src_noc/flit_buffer_reg_bas.v
6
 ${workspace_loc}/mpsoc/rtl/src_noc/router_bypass.sv
7
 ${workspace_loc}/mpsoc/rtl/src_noc/canonical_credit_count.v
8
 ${workspace_loc}/mpsoc/rtl/src_noc/flit_buffer.v
9
 ${workspace_loc}/mpsoc/rtl/src_noc/router.v
10
 ${workspace_loc}/mpsoc/rtl/src_noc/class_table.v
11
 ${workspace_loc}/mpsoc/rtl/src_noc/header_flit.v
12
 ${workspace_loc}/mpsoc/rtl/src_noc/route_torus.v
13
 ${workspace_loc}/mpsoc/rtl/src_noc/combined_vc_sw_alloc.v
14
 ${workspace_loc}/mpsoc/rtl/src_noc/inout_ports.v
15
 ${workspace_loc}/mpsoc/rtl/src_noc/routing.v
16
 ${workspace_loc}/mpsoc/rtl/src_noc/comb_nonspec.v
17
 ${workspace_loc}/mpsoc/rtl/src_noc/input_ports.v
18
 ${workspace_loc}/mpsoc/rtl/src_noc/ss_allocator.v
19
 ${workspace_loc}/mpsoc/rtl/src_noc/comb-spec1.v
20
 ${workspace_loc}/mpsoc/rtl/src_noc/iport_reg_base.v
21
 ${workspace_loc}/mpsoc/rtl/src_noc/test_topology_genvar.v
22
 ${workspace_loc}/mpsoc/rtl/src_noc/comb_spec2.v
23
 ${workspace_loc}/mpsoc/rtl/main_comp.v
24
 ${workspace_loc}/mpsoc/rtl/src_noc/congestion_analyzer.v
25
 ${workspace_loc}/mpsoc/rtl/src_noc/mesh_torus_noc.v
26
 ${workspace_loc}/mpsoc/rtl/src_noc/traffic_gen.v
27
 ${workspace_loc}/mpsoc/rtl/src_noc/credit_count.v
28
 ${workspace_loc}/mpsoc/rtl/src_noc/mesh_torus_routting.v
29
 ${workspace_loc}/mpsoc/rtl/src_noc/tree.v
30
 ${workspace_loc}/mpsoc/rtl/src_noc/crossbar.v
31
 ${workspace_loc}/mpsoc/rtl/src_noc/mesh_torus.v
32
 ${workspace_loc}/mpsoc/rtl/src_noc/wrra.v
33
 ${workspace_loc}/mpsoc/rtl/src_noc/debug.v
34
 ${workspace_loc}/mpsoc/rtl/src_noc/noc.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.