OpenCores
URL https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

[/] [an-fpga-implementation-of-low-latency-noc-based-mpsoc/] [trunk/] [mpsoc/] [script/] [verilator_compile_hw.sh] - Blame information for rev 48

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 45 alirezamon
#!/bin/bash
2 16 alirezamon
script_path=$(pwd)
3
path=$script_path/..
4 48 alirezamon
src_noc_path=$path/rtl/src_noc
5
src_modelsim_path=$path/rtl/src_modelsim
6 16 alirezamon
src_verilator_path=$path/src_verilator
7
comp_path=$path/../mpsoc_work/verilator
8
work_path=$comp_path/work
9
mkdir -p $work_path/rtl_work
10
 
11
cp split $work_path/split
12
 
13
 
14
cd $work_path
15
 
16
# remove old files
17
rm -rf rtl_work/*
18
rm -rf processed_rtl/*
19
rm -rf processed_rtl/obj_dir/*
20
 
21
 
22
 
23
echo "copy all verilog files in rtl_work folder"
24
find  $src_noc_path -name \*.v -exec cp '{}' rtl_work/ \;
25
find  $src_verilator_path -name \*.v -exec cp '{}' rtl_work/ \;
26
 
27
 
28
echo "split all verilog modules in separate  files"
29
./split > foo
30
 
31
find  $src_verilator_path -name \*.sv -exec cp '{}' processed_rtl/ \;
32
 
33
 
34
cd processed_rtl
35
 
36 28 alirezamon
verilator  --cc router_verilator.v --profile-cfuncs --prefix "Vrouter" -O3  -CFLAGS -O3
37
verilator  --cc noc_connection.sv --prefix "Vnoc" -O3 -CFLAGS -O3
38
verilator  --cc --profile-cfuncs traffic_gen_verilator.v --prefix "Vtraffic" -O3 -CFLAGS -O3
39 16 alirezamon
 
40
 
41
cp $script_path/Makefile        obj_dir/
42
cd obj_dir
43
make lib
44
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.