OpenCores
URL https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

[/] [an-fpga-implementation-of-low-latency-noc-based-mpsoc/] [trunk/] [mpsoc/] [script/] [verilator_soc_make] - Blame information for rev 34

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 34 alirezamon
# -*- Makefile -*-
2
 
3
 
4
default: sim
5
 
6
MUDUL = Vtop
7
 
8
 
9
include Vtop.mk
10
 
11
lib:
12
        $(MAKE) -f $(MUDUL).mk
13
 
14
 
15
 
16
##################################
17
# Compile flags
18
 
19
CPPFLAGS += -DVL_DEBUG=1
20
ifeq ($(CFG_WITH_CCWARN),yes)   # Local... Else don't burden users
21
CPPFLAGS += -DVL_THREADED=1
22
CPPFLAGS += -W -Werror -Wall
23
endif
24
##############################
25
# Linking final exe -- presumes have a testbench.cpp
26
 
27
 
28
sim:    testbench.o $(VK_GLOBAL_OBJS) $(MUDUL)__ALL.a
29
        $(LINK) $(LDFLAGS) -g $^ $(LOADLIBES) $(LDLIBS) -o testbench $(LIBS) -Wall -O3 2>&1 | c++filt
30
 
31
testbench.o: testbench.cpp $(MUDUL).h
32
 
33
clean:
34
        rm *.o *.a testbench
35
 
36
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.