OpenCores
URL https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

[/] [an-fpga-implementation-of-low-latency-noc-based-mpsoc/] [trunk/] [mpsoc/] [src_c/] [jtag/] [test_rtl/] [jtag_ram_test/] [sw/] [ram_test.h] - Blame information for rev 48

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 alirezamon
#ifndef RAM_TEST_SYSTEM_H
2
        #define RAM_TEST_SYSTEM_H
3
 
4
 
5
 /*  ss   */
6
 
7
 
8 48 alirezamon
 /*  programmer   */
9 38 alirezamon
 
10
 
11
 /*  ram   */
12
 
13
 
14
 /*  bus   */
15
 #endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.