OpenCores
URL https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

[/] [an-fpga-implementation-of-low-latency-noc-based-mpsoc/] [trunk/] [mpsoc/] [src_c/] [jtag/] [test_rtl/] [jtag_ram_test/] [sw/] [write_memory.sh] - Blame information for rev 48

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 48 alirezamon
#!/bin/bash
2 38 alirezamon
 
3
#JTAG_INTFC="$PRONOC_WORK/toolchain/bin/JTAG_INTFC"
4
source ./jtag_intfc.sh
5
 
6
 $JTAG_INTFC -n 0 -s "0x00000000" -e "0x0000ffff" -i  "./RAM/ram0.bin" -c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.