URL https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

[/] [an-fpga-implementation-of-low-latency-noc-based-mpsoc/] [trunk/] [mpsoc/] [src_processor/] [aeMB/] [sw/] [aemb/] [custom_crt/] [crt0.s] - Blame information for rev 48

Details | Compare with Previous | View Log


###################################-*-asm*-
#
# Copyright (c) 2001 Xilinx, Inc.  All rights reserved.
#
# Xilinx, Inc.
#
# XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS" AS A
# COURTESY TO YOU.  BY PROVIDING THIS DESIGN, CODE, OR INFORMATION AS
# ONE POSSIBLE   IMPLEMENTATION OF THIS FEATURE, APPLICATION OR
# STANDARD, XILINX IS MAKING NO REPRESENTATION THAT THIS IMPLEMENTATION
# IS FREE FROM ANY CLAIMS OF INFRINGEMENT, AND YOU ARE RESPONSIBLE
# FOR OBTAINING ANY RIGHTS YOU MAY REQUIRE FOR YOUR IMPLEMENTATION.
# XILINX EXPRESSLY DISCLAIMS ANY WARRANTY WHATSOEVER WITH RESPECT TO
# THE ADEQUACY OF THE IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO
# ANY WARRANTIES OR REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE
# FROM CLAIMS OF INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY
# AND FITNESS FOR A PARTICULAR PURPOSE.
#
# crt0.s
#
# Default C run-time initialization for MicroBlaze standalone
# executables (compiled with -xl-mode-executable or no switches)
#
# $Id: crt0.s,v 1.7.2.6 2005/11/15 23:32:53 salindac Exp $
#
#######################################
 
/*
 
        MicroBlaze Vector Map for standalone executables
 
         Address                Vector type                 Label
         -------                -----------                 ------
 
        # 0x00 #                (-- IMM --)
        # 0x04 #                Reset                       _start1
 
        # 0x08 #                (-- IMM --)
        # 0x0c #                Software Exception          _exception_handler
 
        # 0x10 #                (-- IMM --)
        # 0x14 #                Hardware Interrupt          _interrupt_handler
 
        # 0x18 #                (-- IMM --)
        # 0x1C #                Breakpoint Exception        (-- Don't Care --)
 
        # 0x20 #                (-- IMM --)
        # 0x24 #                Hardware Exception          _hw_exception_handler
 
*/
 
 
        .globl _start
        .section .vectors.reset, "ax"
        .align 2
_start:
        brai    _start1
 
        .section .vectors.sw_exception, "ax"
        .align 2
_vector_sw_exception:
        brai    _exception_handler
 
        .section .vectors.interrupt, "ax"
        .align 2
_vector_interrupt:
        brai    _interrupt_handler
 
        .section .vectors.hw_exception, "ax"
        .align 2
_vector_hw_exception:
        brai    _hw_exception_handler
 
        .section .text
        .globl _start1
        .align 2
_start1:
        la      r13, r0, _SDA_BASE_         /* Set the Small Data Anchors and the stack pointer */
        la      r2, r0, _SDA2_BASE_
        la      r1, r0, _stack-16           /* 16 bytes (4 words are needed by crtinit for args and link reg */
 
        brlid   r15, _crtinit               /* Initialize BSS and run program */
        nop
 
        brlid   r15, _exit                   /* Call exit with the return value of main */
        addik   r5, r3, 0
 
        /* Control does not reach here */
 
/*
        _exit
        Our simple _exit
*/
        .globl _exit
        .align 2
        .ent _exit
_exit:
        bri     0
        .end _exit
 
 
 
 

Line No.	Rev	Author	Line
1	48	alirezamon	`###################################--asm-`
2			`#`
3			`# Copyright (c) 2001 Xilinx, Inc. All rights reserved.`
4			`#`
5			`# Xilinx, Inc.`
6			`#`
7			`# XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS" AS A`
8			`# COURTESY TO YOU. BY PROVIDING THIS DESIGN, CODE, OR INFORMATION AS`
9			`# ONE POSSIBLE IMPLEMENTATION OF THIS FEATURE, APPLICATION OR`
10			`# STANDARD, XILINX IS MAKING NO REPRESENTATION THAT THIS IMPLEMENTATION`
11			`# IS FREE FROM ANY CLAIMS OF INFRINGEMENT, AND YOU ARE RESPONSIBLE`
12			`# FOR OBTAINING ANY RIGHTS YOU MAY REQUIRE FOR YOUR IMPLEMENTATION.`
13			`# XILINX EXPRESSLY DISCLAIMS ANY WARRANTY WHATSOEVER WITH RESPECT TO`
14			`# THE ADEQUACY OF THE IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO`
15			`# ANY WARRANTIES OR REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE`
16			`# FROM CLAIMS OF INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY`
17			`# AND FITNESS FOR A PARTICULAR PURPOSE.`
18			`#`
19			`# crt0.s`
20			`#`
21			`# Default C run-time initialization for MicroBlaze standalone`
22			`# executables (compiled with -xl-mode-executable or no switches)`
23			`#`
24			`# $Id: crt0.s,v 1.7.2.6 2005/11/15 23:32:53 salindac Exp $`
25			`#`
26			`#######################################`
27
28			`/*`
29
30			`MicroBlaze Vector Map for standalone executables`
31
32			`Address Vector type Label`
33			`------- ----------- ------`
34
35			`# 0x00 # (-- IMM --)`
36			`# 0x04 # Reset _start1`
37
38			`# 0x08 # (-- IMM --)`
39			`# 0x0c # Software Exception _exception_handler`
40
41			`# 0x10 # (-- IMM --)`
42			`# 0x14 # Hardware Interrupt _interrupt_handler`
43
44			`# 0x18 # (-- IMM --)`
45			`# 0x1C # Breakpoint Exception (-- Don't Care --)`
46
47			`# 0x20 # (-- IMM --)`
48			`# 0x24 # Hardware Exception _hw_exception_handler`
49
50			`*/`
51
52
53			`.globl _start`
54			`.section .vectors.reset, "ax"`
55			`.align 2`
56			`_start:`
57			`brai _start1`
58
59			`.section .vectors.sw_exception, "ax"`
60			`.align 2`
61			`_vector_sw_exception:`
62			`brai _exception_handler`
63
64			`.section .vectors.interrupt, "ax"`
65			`.align 2`
66			`_vector_interrupt:`
67			`brai _interrupt_handler`
68
69			`.section .vectors.hw_exception, "ax"`
70			`.align 2`
71			`_vector_hw_exception:`
72			`brai _hw_exception_handler`
73
74			`.section .text`
75			`.globl _start1`
76			`.align 2`
77			`_start1:`
78			`la r13, r0, _SDA_BASE_ /* Set the Small Data Anchors and the stack pointer */`
79			`la r2, r0, _SDA2_BASE_`
80			`la r1, r0, _stack-16 /* 16 bytes (4 words are needed by crtinit for args and link reg */`
81
82			`brlid r15, _crtinit /* Initialize BSS and run program */`
83			`nop`
84
85			`brlid r15, _exit /* Call exit with the return value of main */`
86			`addik r5, r3, 0`
87
88			`/* Control does not reach here */`
89
90			`/*`
91			`_exit`
92			`Our simple _exit`
93			`*/`
94			`.globl _exit`
95			`.align 2`
96			`.ent _exit`
97			`_exit:`
98			`bri 0`
99			`.end _exit`
100
101
102
103

Browse

Tools

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

[/] [an-fpga-implementation-of-low-latency-noc-based-mpsoc/] [trunk/] [mpsoc/] [src_processor/] [aeMB/] [sw/] [aemb/] [custom_crt/] [crt0.s] - Blame information for rev 48