OpenCores
URL https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

[/] [an-fpga-implementation-of-low-latency-noc-based-mpsoc/] [trunk/] [mpsoc/] [src_processor/] [aeMB/] [sw/] [link.ld] - Blame information for rev 48

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 48 alirezamon 
/*******************************************************************/
2 
/*                                                                 */
3 
/* This file is automatically generated by linker script generator.*/
4 
/*                                                                 */
5 
/* Version:                                 */
6 
/*                                                                 */
7 
/* Copyright (c) 2010 Xilinx, Inc.  All rights reserved.           */
8 
/*                                                                 */
9 
/* Description : MicroBlaze Linker Script                          */
10 
/*                                                                 */
11 
/*******************************************************************/
12 
 
13 
 
14 
 
15 
_STACK_SIZE = DEFINED(_STACK_SIZE) ? _STACK_SIZE : ${STACK_SIZE};
16 
_HEAP_SIZE = DEFINED(_HEAP_SIZE) ? _HEAP_SIZE : ${HEAP_SIZE};
17 
 
18 
/* Define Memories in the system */
19 
INCLUDE linkvar.ld;
20 
 
21 
/* Specify the default entry point to the program */
22 
 
23 
ENTRY(_start)
24 
 
25 
/* Define the sections, and where they are mapped in memory */
26 
 
27 
SECTIONS
28 
{
29 
 
30 
.vectors.reset 0x0 : {
31 
   KEEP (*(.vectors.reset))
32 
} > rom
33 
 
34 
.vectors.sw_exception 0x8 : {
35 
   KEEP (*(.vectors.sw_exception))
36 
} > rom
37 
 
38 
.vectors.interrupt 0x10 : {
39 
   KEEP (*(.vectors.interrupt))
40 
} > rom
41 
 
42 
.vectors.hw_exception 0x20 : {
43 
   KEEP (*(.vectors.hw_exception))
44 
} > rom
45 
 
46 
.text : {
47 
   *(.text)
48 
   *(.text.*)
49 
   *(.gnu.linkonce.t.*)
50 
} > rom
51 
 
52 
.init : {
53 
   KEEP (*(.init))
54 
} > rom
55 
 
56 
.fini : {
57 
   KEEP (*(.fini))
58 
} > rom
59 
 
60 
.ctors : {
61 
   __CTOR_LIST__ = .;
62 
   ___CTORS_LIST___ = .;
63 
   KEEP (*crtbegin.o(.ctors))
64 
   KEEP (*(EXCLUDE_FILE(*crtend.o) .ctors))
65 
   KEEP (*(SORT(.ctors.*)))
66 
   KEEP (*(.ctors))
67 
   __CTOR_END__ = .;
68 
   ___CTORS_END___ = .;
69 
} > rom
70 
 
71 
.dtors : {
72 
   __DTOR_LIST__ = .;
73 
   ___DTORS_LIST___ = .;
74 
   KEEP (*crtbegin.o(.dtors))
75 
   KEEP (*(EXCLUDE_FILE(*crtend.o) .dtors))
76 
   KEEP (*(SORT(.dtors.*)))
77 
   KEEP (*(.dtors))
78 
   PROVIDE(__DTOR_END__ = .);
79 
   PROVIDE(___DTORS_END___ = .);
80 
} > rom
81 
 
82 
.sdata2 : {
83 
   . = ALIGN(8);
84 
   __sdata2_start = .;
85 
   *(.sdata2)
86 
   *(.sdata2.*)
87 
   *(.gnu.linkonce.s2.*)
88 
   . = ALIGN(8);
89 
   __sdata2_end = .;
90 
} > rom
91 
 
92 
.rodata : {
93 
   __rodata_start = .;
94 
   *(.rodata)
95 
   *(.rodata.*)
96 
   *(.gnu.linkonce.r.*)
97 
   __rodata_end = .;
98 
} > rom
99 
 
100 
.data : {
101 
   . = ALIGN(4);
102 
   __data_start = .;
103 
   *(.data)
104 
   *(.data.*)
105 
   *(.gnu.linkonce.d.*)
106 
   __data_end = .;
107 
}  > ram AT > rom  /* "> ram" is the VMA, "> rom" is the LMA */
108 
 
109 
.sdata : {
110 
   . = ALIGN(8);
111 
   __sdata_start = .;
112 
   *(.sdata)
113 
   *(.sdata.*)
114 
   *(.gnu.linkonce.s.*)
115 
   __sdata_end = .;
116 
} > ram AT > rom  /* "> ram" is the VMA, "> rom" is the LMA */
117 
 
118 
 
119 
 
120 
 
121 
.sbss2 : {
122 
   __sbss2_start = .;
123 
   *(.sbss2)
124 
   *(.sbss2.*)
125 
   *(.gnu.linkonce.sb2.*)
126 
   __sbss2_end = .;
127 
} > ram
128 
 
129 
 
130 
.got : {
131 
   *(.got)
132 
} > ram
133 
 
134 
.got1 : {
135 
   *(.got1)
136 
} > ram
137 
 
138 
.got2 : {
139 
   *(.got2)
140 
} > ram
141 
 
142 
.eh_frame : {
143 
   *(.eh_frame)
144 
} > ram
145 
 
146 
.jcr : {
147 
   *(.jcr)
148 
} > ram
149 
 
150 
.gcc_except_table : {
151 
   *(.gcc_except_table)
152 
} > rom
153 
 
154 
 
155 
.sbss (NOLOAD) : {
156 
   . = ALIGN(4);
157 
   __sbss_start = .;
158 
   *(.sbss)
159 
   *(.sbss.*)
160 
   *(.gnu.linkonce.sb.*)
161 
   . = ALIGN(8);
162 
   __sbss_end = .;
163 
} > ram
164 
 
165 
.tdata : {
166 
   __tdata_start = .;
167 
   *(.tdata)
168 
   *(.tdata.*)
169 
   *(.gnu.linkonce.td.*)
170 
   __tdata_end = .;
171 
} > ram
172 
 
173 
.tbss : {
174 
   __tbss_start = .;
175 
   *(.tbss)
176 
   *(.tbss.*)
177 
   *(.gnu.linkonce.tb.*)
178 
   __tbss_end = .;
179 
} > ram
180 
 
181 
.bss (NOLOAD) : {
182 
   . = ALIGN(4);
183 
   __bss_start = .;
184 
   *(.bss)
185 
   *(.bss.*)
186 
   *(.gnu.linkonce.b.*)
187 
   *(COMMON)
188 
   . = ALIGN(4);
189 
   __bss_end = .;
190 
} > ram
191 
 
192 
_SDA_BASE_ = __sdata_start + ((__sbss_end - __sdata_start) / 2 );
193 
 
194 
_SDA2_BASE_ = __sdata2_start + ((__sbss2_end - __sdata2_start) / 2 );
195 
 
196 
/* Generate Stack and Heap definitions */
197 
 
198 
.heap (NOLOAD) : {
199 
   . = ALIGN(8);
200 
   _heap = .;
201 
   _heap_start = .;
202 
   . += _HEAP_SIZE;
203 
   _heap_end = .;
204 
} > ram
205 
 
206 
.stack (NOLOAD) : {
207 
   _stack_end = .;
208 
   . += _STACK_SIZE;
209 
   . = ALIGN(8);
210 
   _stack = .;
211 
   __stack = _stack;
212 
} > ram
213 
 
214 
_end = .;
215 
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.