OpenCores
URL https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

[/] [an-fpga-implementation-of-low-latency-noc-based-mpsoc/] [trunk/] [mpsoc/] [src_processor/] [lm32/] [sw/] [linker.ld] - Blame information for rev 48

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 17 alirezamon
OUTPUT_FORMAT("elf32-lm32")
2 48 alirezamon
SEARCH_DIR(.)
3 17 alirezamon
ENTRY(_start)
4
 
5
__DYNAMIC = 0;
6
 
7 48 alirezamon
INCLUDE linkvar.ld;
8 17 alirezamon
 
9
 
10
 
11
SECTIONS
12
{
13 48 alirezamon
  . = ALIGN(4);
14 17 alirezamon
  .text :
15
  {
16
    _ftext = .;
17
    *(.text .stub .text.* .gnu.linkonce.t.*)
18
    _etext = .;
19 48 alirezamon
  } > rom
20 17 alirezamon
 
21
  .rodata :
22
  {
23 48 alirezamon
    . = ALIGN(4);
24
    _frodata = .;
25 17 alirezamon
    *(.rodata .rodata.* .gnu.linkonce.r.*)
26
    *(.rodata1)
27 48 alirezamon
    . = ALIGN(0x10);
28
    _erodata = .;
29
  } > rom
30 17 alirezamon
 
31
  .data :
32
  {
33 48 alirezamon
    . = ALIGN(4);
34
    _fdata = .;
35 17 alirezamon
    *(.data .data.* .gnu.linkonce.d.*)
36
    *(.data1)
37
    _gp = ALIGN(16);
38
    *(.sdata .sdata.* .gnu.linkonce.s.*)
39
    _edata = .;
40 48 alirezamon
  } > ram AT > rom  /* "> ram" is the VMA, "> rom" is the LMA */
41 17 alirezamon
 
42
  .bss :
43
  {
44 48 alirezamon
    . = ALIGN(4);
45 17 alirezamon
    _fbss = .;
46
    *(.dynsbss)
47
    *(.sbss .sbss.* .gnu.linkonce.sb.*)
48
    *(.scommon)
49
    *(.dynbss)
50
    *(.bss .bss.* .gnu.linkonce.b.*)
51
    *(COMMON)
52
    _ebss = .;
53
    _end = .;
54
  } > ram
55
}
56
 
57
PROVIDE(_fstack = ORIGIN(ram) + LENGTH(ram) - 4);

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.