OpenCores
URL https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

[/] [an-fpga-implementation-of-low-latency-noc-based-mpsoc/] [trunk/] [mpsoc/] [src_processor/] [lm32/] [sw/] [lm32/] [lm32_system.h] - Blame information for rev 48

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 48 alirezamon
 
2
#ifndef  LM32_SYS_H
3
        #define LM32_SYS_H
4
 
5
/***************************************************************************
6
 * IRQ handling
7
 */
8
 
9
/****************************************************************************
10
 * Types
11
 */
12
#include <stdint.h>
13
 
14
/****************************************************************************/
15
 
16
 
17
 
18
typedef void(*isr_ptr_t)(void);
19
void     halt();
20
void     jump(uint32_t addr);
21
 
22
 
23
void isr_null(void);
24
void irq_handler(uint32_t pending);
25
void isr_init(void);
26
void isr_register(int irq, isr_ptr_t isr);
27
void isr_unregister(int irq);
28
 
29
 
30
 
31
 
32
 
33
/******************
34
*       General inttrupt functions for all CPUs added to ProNoC
35
*******************/
36
 
37
extern void irq_set_mask (unsigned long);
38
extern unsigned long irq_get_mask(void);
39
extern void irq_enable (void);
40
 
41
#define general_int_init isr_init
42
 
43
int general_int_add(unsigned long irq, isr_ptr_t handler, void *arg);
44
void general_int_enable(unsigned long irq);
45
 
46
#define  general_cpu_int_en     irq_enable
47
 
48
 
49
void __main (void); //initial_global_data
50
 
51
 
52
 
53
 
54
 
55
 
56
 
57
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.