OpenCores
URL https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

[/] [an-fpga-implementation-of-low-latency-noc-based-mpsoc/] [trunk/] [mpsoc/] [src_processor/] [lm32/] [verilog/] [src/] [system_conf.v] - Blame information for rev 17

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 17 alirezamon
//---------------------------------------------------------------------------
2
//
3
// This file is used by ../rtl/lm32/* to configure CPU parameter
4
//
5
//---------------------------------------------------------------------------
6
`ifndef SYSTEM_CONF
7
`define SYSTEM_CONF
8
`define INCLUDE_LM32
9
 
10
//`timescale 1ns / 100 ps
11
 
12
`define CFG_EBA_RESET 32'h0
13
`define CFG_DEBA_RESET 32'h0
14
 
15
`define CFG_PL_MULTIPLY_ENABLED
16
`define CFG_PL_BARREL_SHIFT_ENABLED
17
`define CFG_SIGN_EXTEND_ENABLED
18
`define CFG_MC_DIVIDE_ENABLED
19
 
20
// Instruction Cache 
21
//    [0x00000000,0x80000000)  cachable
22
//    [0x80000000,0xffffffff]  non-cachabel
23
`define CFG_ICACHE_ENABLED
24
`define CFG_ICACHE_ASSOCIATIVITY   1
25
`define CFG_ICACHE_SETS            512
26
`define CFG_ICACHE_BYTES_PER_LINE  16
27
`define CFG_ICACHE_BASE_ADDRESS    32'h0
28
`define CFG_ICACHE_LIMIT           32'h7fffffff
29
 
30
// Data Cache 
31
//    [0x00000000,0x80000000)  cachable
32
//    [0x80000000,0xffffffff]  non-cachabel
33
// `define CFG_DCACHE_ENABLED
34
`define CFG_DCACHE_ASSOCIATIVITY   1
35
`define CFG_DCACHE_SETS            512
36
`define CFG_DCACHE_BYTES_PER_LINE  16
37
`define CFG_DCACHE_BASE_ADDRESS    32'h0
38
`define CFG_DCACHE_LIMIT           32'h7fffffff
39
 
40
// `define CFG_DEBUG_ENABLED
41
// `define CFG_ROM_DEBUG_ENABLED
42
// `define CFG_BREAKPOINTS 32'h1
43
// `define CFG_WATCHPOINTS 32'h1
44
 
45
`endif // SYSTEM_CONF

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.