OpenCores
URL https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

[/] [an-fpga-implementation-of-low-latency-noc-based-mpsoc/] [trunk/] [mpsoc/] [src_processor/] [mor1kx-3.1/] [rtl/] [mor1k.v] - Blame information for rev 48

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 42 alirezamon
`timescale       1ns/1ps
2 38 alirezamon
 
3
module mor1k #(
4 42 alirezamon
    parameter OPTION_DCACHE_SNOOP = "ENABLED",// "NONE","ENABLED" 
5
    parameter FEATURE_INSTRUCTIONCACHE ="ENABLED",// "NONE","ENABLED" 
6
    parameter FEATURE_DATACACHE ="ENABLED",// "NONE","ENABLED" 
7
    parameter FEATURE_IMMU ="ENABLED",// "NONE","ENABLED" 
8
    parameter FEATURE_DMMU="ENABLED",// "NONE","ENABLED" 
9 48 alirezamon
    parameter FEATURE_MULTIPLIER        = "THREESTAGE",//"THREESTAGE", "PIPELINED", "SERIAL", "SIMULATION", "NONE"
10
    parameter FEATURE_DIVIDER           = "SERIAL",// "SERIAL", "SIMULATION", "NONE"
11
        parameter OPTION_SHIFTER        = "BARREL", //"BARREL", "SERIAL"
12 38 alirezamon
    parameter OPTION_OPERAND_WIDTH=32,
13
    parameter IRQ_NUM=32
14
 
15
)(
16
 
17
    clk,
18
    rst,
19
    cpu_en,
20 42 alirezamon
 
21
    //snoop_interface
22
    snoop_adr_i,
23
    snoop_en_i,
24
 
25 38 alirezamon
 
26
    // Wishbone interface
27
    iwbm_adr_o,
28
    iwbm_stb_o,
29
    iwbm_cyc_o,
30
    iwbm_sel_o,
31
    iwbm_we_o,
32
    iwbm_cti_o,
33
    iwbm_bte_o,
34
    iwbm_dat_o,
35
    iwbm_err_i,
36
    iwbm_ack_i,
37
    iwbm_dat_i,
38
    iwbm_rty_i,
39
 
40
    dwbm_adr_o,
41
    dwbm_stb_o,
42
    dwbm_cyc_o,
43
    dwbm_sel_o,
44
    dwbm_we_o,
45
    dwbm_cti_o,
46
    dwbm_bte_o,
47
    dwbm_dat_o,
48
    dwbm_err_i,
49
    dwbm_ack_i,
50
    dwbm_dat_i,
51
    dwbm_rty_i,
52
 
53
    irq_i
54
 
55
 
56
);
57
 
58
 
59
    input                clk;
60
    input                rst;
61 42 alirezamon
 
62
 
63
    input [31:0]          snoop_adr_i;
64
    input                 snoop_en_i;
65 38 alirezamon
 
66
    // Wishbone interface
67
    output [31:0]         iwbm_adr_o;
68
    output                iwbm_stb_o;
69
    output                iwbm_cyc_o;
70
    output [3:0]          iwbm_sel_o;
71
    output                iwbm_we_o;
72
    output [2:0]          iwbm_cti_o;
73
    output [1:0]          iwbm_bte_o;
74
    output [31:0]         iwbm_dat_o;
75
    input                 iwbm_err_i;
76
    input                 iwbm_ack_i;
77
    input [31:0]          iwbm_dat_i;
78
    input                 iwbm_rty_i;
79
 
80
    output [31:0]         dwbm_adr_o;
81
    output                dwbm_stb_o;
82
    output                dwbm_cyc_o;
83
    output [3:0]          dwbm_sel_o;
84
    output                dwbm_we_o;
85
    output [2:0]          dwbm_cti_o;
86
    output [1:0]          dwbm_bte_o;
87
    output [31:0]         dwbm_dat_o;
88
    input                 dwbm_err_i;
89
    input                 dwbm_ack_i;
90
    input [31:0]          dwbm_dat_i;
91
    input                 dwbm_rty_i;
92
    input [IRQ_NUM-1:0]   irq_i;
93
    input                 cpu_en;
94
 
95
 
96
 
97
 
98
     // Debug interface
99
    wire [15:0]          du_addr_i= 16'd0;
100
    wire                 du_stb_i=1'd0;
101
    wire [OPTION_OPERAND_WIDTH-1:0]  du_dat_i={OPTION_OPERAND_WIDTH{1'b0}};
102
    wire                 du_we_i=1'b0;
103
 
104
    // Stall control from debug interface
105
    wire                 du_stall_i=~cpu_en;
106
   // wire                du_stall_o,
107
 
108
  wire [31:0] dadr_o,iadr_o;
109 42 alirezamon
  wire [31:0] snoop_adr_i_byte;
110 38 alirezamon
   assign iwbm_adr_o= {2'b00,iadr_o[31:2]};
111
   assign dwbm_adr_o= {2'b00,dadr_o[31:2]};
112 42 alirezamon
   assign snoop_adr_i_byte= {snoop_adr_i[29:0],2'b00};
113
 
114
 
115 38 alirezamon
 
116
 
117
 
118
 
119
mor1kx #(
120 42 alirezamon
    .OPTION_DCACHE_SNOOP(OPTION_DCACHE_SNOOP),
121 38 alirezamon
        .FEATURE_DEBUGUNIT("ENABLED"),
122
        .FEATURE_CMOV("ENABLED"),
123 42 alirezamon
        .FEATURE_INSTRUCTIONCACHE(FEATURE_INSTRUCTIONCACHE),
124 48 alirezamon
        .FEATURE_MULTIPLIER(FEATURE_MULTIPLIER),
125
        .FEATURE_DIVIDER(FEATURE_DIVIDER),
126
        .OPTION_SHIFTER(OPTION_SHIFTER),
127 38 alirezamon
        .OPTION_ICACHE_BLOCK_WIDTH(5),
128
        .OPTION_ICACHE_SET_WIDTH(8),
129
        .OPTION_ICACHE_WAYS(2),
130
        .OPTION_ICACHE_LIMIT_WIDTH(32),
131 42 alirezamon
        .FEATURE_IMMU(FEATURE_IMMU),
132
        .FEATURE_DATACACHE(FEATURE_DATACACHE),
133 38 alirezamon
        .OPTION_DCACHE_BLOCK_WIDTH(5),
134
        .OPTION_DCACHE_SET_WIDTH(8),
135
        .OPTION_DCACHE_WAYS(2),
136
        .OPTION_DCACHE_LIMIT_WIDTH(31),
137 42 alirezamon
        .FEATURE_DMMU(FEATURE_DMMU),
138 38 alirezamon
        .OPTION_PIC_TRIGGER("LATCHED_LEVEL"),
139 42 alirezamon
 
140 38 alirezamon
 
141
        .IBUS_WB_TYPE("B3_REGISTERED_FEEDBACK"),
142
        .DBUS_WB_TYPE("B3_REGISTERED_FEEDBACK"),
143
        .OPTION_CPU0("CAPPUCCINO")
144
        //.OPTION_RESET_PC(32'hf0000000)
145
)
146
mor1kx0
147
(
148
    .iwbm_adr_o(iadr_o),
149
    .iwbm_stb_o(iwbm_stb_o),
150
    .iwbm_cyc_o(iwbm_cyc_o),
151
    .iwbm_sel_o(iwbm_sel_o),
152
    .iwbm_we_o(iwbm_we_o),
153
    .iwbm_cti_o(iwbm_cti_o),
154
    .iwbm_bte_o(iwbm_bte_o),
155
    .iwbm_dat_o(iwbm_dat_o),
156
    .iwbm_err_i(iwbm_err_i),
157
    .iwbm_ack_i(iwbm_ack_i),
158
    .iwbm_dat_i(iwbm_dat_i),
159
    .iwbm_rty_i(iwbm_rty_i),
160
 
161
 
162
    .dwbm_adr_o(dadr_o),
163
    .dwbm_stb_o(dwbm_stb_o),
164
    .dwbm_cyc_o(dwbm_cyc_o),
165
    .dwbm_sel_o(dwbm_sel_o),
166
    .dwbm_we_o(dwbm_we_o),
167
    .dwbm_cti_o(dwbm_cti_o),
168
    .dwbm_bte_o(dwbm_bte_o),
169
    .dwbm_dat_o(dwbm_dat_o),
170
    .dwbm_err_i(dwbm_err_i),
171
    .dwbm_ack_i(dwbm_ack_i),
172
    .dwbm_dat_i(dwbm_dat_i),
173
    .dwbm_rty_i(dwbm_rty_i),
174
 
175
        .clk(clk),
176
        .rst(rst),
177
 
178
 
179
 
180
        .avm_d_address_o (),
181
        .avm_d_byteenable_o (),
182
        .avm_d_read_o (),
183
        .avm_d_readdata_i (32'h00000000),
184
        .avm_d_burstcount_o (),
185
        .avm_d_write_o (),
186
        .avm_d_writedata_o (),
187
        .avm_d_waitrequest_i (1'b0),
188
        .avm_d_readdatavalid_i (1'b0),
189
 
190
        .avm_i_address_o (),
191
        .avm_i_byteenable_o (),
192
        .avm_i_read_o (),
193
        .avm_i_readdata_i (32'h00000000),
194
        .avm_i_burstcount_o (),
195
        .avm_i_waitrequest_i (1'b0),
196
        .avm_i_readdatavalid_i (1'b0),
197
 
198
        .irq_i(irq_i),
199
 
200
        .traceport_exec_valid_o  (),
201
        .traceport_exec_pc_o     (),
202
        .traceport_exec_insn_o   (),
203
        .traceport_exec_wbdata_o (),
204
        .traceport_exec_wbreg_o  (),
205
        .traceport_exec_wben_o   (),
206
 
207
        .multicore_coreid_i   (32'd0),
208
        .multicore_numcores_i (32'd0),
209
 
210 42 alirezamon
        .snoop_adr_i (snoop_adr_i_byte),
211
        .snoop_en_i  (snoop_en_i),
212 38 alirezamon
 
213
        .du_addr_i(du_addr_i),
214
    .du_stb_i(du_stb_i),
215
    .du_dat_i(du_dat_i),
216
    .du_we_i(du_we_i),
217
    .du_dat_o( ),
218
    .du_ack_o( ),
219
    .du_stall_i(du_stall_i),
220
    .du_stall_o( )
221
);
222
 
223
 
224
endmodule
225
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.