OpenCores
URL https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

[/] [an-fpga-implementation-of-low-latency-noc-based-mpsoc/] [trunk/] [mpsoc/] [src_processor/] [mor1kx-3.1/] [sw/] [link.ld] - Blame information for rev 38

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 alirezamon 
OUTPUT_ARCH(or1knd)
2 
SEARCH_DIR(.)
3 
__DYNAMIC  =  0;
4 
 
5 
MEMORY
6 
{
7 
        vectors : ORIGIN = 0, LENGTH = 0x1000
8 
        ram     : ORIGIN = 0x1000, LENGTH = (8M - 0x1000)
9 
}
10 
 
11 
 
12 
/* Stack information variables */
13 
_min_stack      = 0x2000;   /* 8K - minimum stack space to reserve */
14 
 
15 
 
16 
SECTIONS
17 
{
18 
        .vectors :
19 
        {
20 
                *(.vectors)
21 
        } > vectors
22 
 
23 
        .text : {
24 
                _stext = .;
25 
                *(.text)
26 
                _etext  =  .;
27 
                __CTOR_LIST__ = .;
28 
                LONG((__CTOR_END__ - __CTOR_LIST__) / 4 - 2)
29 
                *(.ctors)
30 
                LONG(0)
31 
                __CTOR_END__ = .;
32 
                __DTOR_LIST__ = .;
33 
                LONG((__DTOR_END__ - __DTOR_LIST__) / 4 - 2)
34 
                *(.dtors)
35 
                LONG(0)
36 
                __DTOR_END__ = .;
37 
                *(.lit)
38 
                *(.shdata)
39 
                _endtext = .;
40 
        }  > ram
41 
 
42 
        .rodata : {
43 
                *(.rodata);
44 
                *(.rodata.*)
45 
        } > ram
46 
 
47 
        .shbss :
48 
        {
49 
                *(.shbss)
50 
        } > ram
51 
 
52 
        .talias :
53 
        {
54 
        }  > ram
55 
 
56 
        .data : {
57 
                sdata  =  .;
58 
                _sdata  =  .;
59 
                *(.data)
60 
                edata  =  .;
61 
                _edata  =  .;
62 
        } > ram
63 
 
64 
        .bss :
65 
        {
66 
                _bss_start = .;
67 
                *(.bss)
68 
                *(COMMON)
69 
                _bss_end = .;
70 
        } > ram
71 
 
72 
        /* ensure there is enough room for stack */
73 
        .stack (NOLOAD): {
74 
                . = ALIGN(4);
75 
                . = . + _min_stack ;
76 
                . = ALIGN(4);
77 
                stack = . ;
78 
                _stack = . ;
79 
        } > ram
80 
 
81 
        .stab  0 (NOLOAD) :
82 
        {
83 
                [ .stab ]
84 
        }
85 
 
86 
        .stabstr  0 (NOLOAD) :
87 
        {
88 
                [ .stabstr ]
89 
        }
90 
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.