OpenCores
URL https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

[/] [an-fpga-implementation-of-low-latency-noc-based-mpsoc/] [trunk/] [mpsoc/] [src_processor/] [mor1kx-3.1/] [sw/] [mor1kx/] [include/] [int.h] - Blame information for rev 38

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 alirezamon
#ifndef _INT_H_
2
#define _INT_H_
3
 
4
/* Number of interrupt handlers - really depends on PIC width in OR1200*/
5
#define MAX_INT_HANDLERS        32
6
 
7
/* Handler entry */
8
struct ihnd {
9
        void    (*handler)(void *);
10
        void    *arg;
11
};
12
 
13
 
14
struct exception_state {
15
  unsigned long int gprs[30]; // GPRs 2-31
16
  unsigned long int epcr;
17
  unsigned long int esr;
18
};
19
 
20
/* A global state pointer */
21
extern struct exception_state * current_exception_state_struct;
22
 
23
/* Add interrupt handler */
24
int int_add(unsigned long vect, void (* handler)(void *), void *arg);
25
 
26
/* Add exception vector handler */
27
void add_handler(unsigned long vector, void (* handler) (void));
28
 
29
/* Initialize routine */
30
int int_init();
31
 
32
/* Actual interrup handler function */
33
void int_main();
34
 
35
/* Function to clear all pending interrupts */
36
void int_clear_all_pending(void);
37
 
38
#endif // _INT_H_

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.