OpenCores
URL https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

[/] [an-fpga-implementation-of-low-latency-noc-based-mpsoc/] [trunk/] [mpsoc/] [src_processor/] [new_lm32/] [sw/] [cpu_flags_gen] - Blame information for rev 48

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 48 alirezamon
 
2
 
3
# -mbarrel-shift-enabled   -mmultiply-enabled -mdivide-enabled -msign-extend-enabled  -fomit-frame-pointer
4
 
5
CFG_SIGN_EXTEND=${SIGN_EXTEND}
6
CFG_BARREL_SHIFT=${BARREL_SHIFT}
7
CFG_MULTIPLY=${MULTIPLIER_TYPE}
8
CFG_DIVIDE=${DIVIDOR_TYPE}
9
 
10
 
11
ifeq (${CFG_SIGN_EXTEND},ENABLED)
12
        FLAG1=  -msign-extend-enabled
13
endif
14
 
15
 
16
ifeq (${CFG_BARREL_SHIFT},PIPE_LINE)
17
        FLAG2=  -mbarrel-shift-enabled
18
endif
19
 
20
ifeq (${CFG_BARREL_SHIFT},MULTI_CYCLE)
21
        FLAG2= -mbarrel-shift-enabled
22
endif
23
 
24
 
25
 
26
ifeq (${CFG_DIVIDE},MULTI_CYCLE)
27
        FLAG3=  -mdivide-enabled
28
endif
29
 
30
ifeq ($(CFG_MULTIPLY),PIPE_LINE)
31
        FLAG4=  -mmultiply-enabled
32
endif
33
 
34
 
35
ifeq (${CFG_MULTIPLY},MULTI_CYCLE)
36
        FLAG4=   -mmultiply-enabled
37
endif
38
 
39
 
40
CPU_FLAGS= -fomit-frame-pointer $(FLAG1) $(FLAG2) $(FLAG3) $(FLAG4)
41
 
42
 
43
$(info ************cpu flags are:  $(CPU_FLAGS) ************)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.