OpenCores
URL https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

[/] [an-fpga-implementation-of-low-latency-noc-based-mpsoc/] [trunk/] [mpsoc/] [src_processor/] [or1200/] [sw/] [or1200/] [include/] [int.h] - Blame information for rev 38

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 alirezamon
#ifndef _INT_H_
2
#define _INT_H_
3
 
4
/* Number of interrupt handlers - really depends on PIC width in OR1200*/
5
#define MAX_INT_HANDLERS        32
6
 
7
/* Handler entry */
8
struct ihnd {
9
        void    (*handler)(void *);
10
        void    *arg;
11
};
12
 
13
/* Add interrupt handler */
14
int int_add(unsigned long vect, void (* handler)(void *), void *arg);
15
 
16
/* Add exception vector handler */
17
void add_handler(unsigned long vector, void (* handler) (void));
18
 
19
/* Initialize routine */
20
int int_init();
21
 
22
/* Actual interrup handler function */
23
void int_main();
24
#endif // _INT_H_

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.