OpenCores
URL https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

[/] [an-fpga-implementation-of-low-latency-noc-based-mpsoc/] [trunk/] [mpsoc/] [src_processor/] [or1200/] [sw/] [or1200/] [system.h] - Blame information for rev 38

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 alirezamon
 
2
 
3
//function from int.c
4
int int_init(void);
5
 
6
/* Add interrupt handler */
7
int int_add(unsigned long , void (* handler)(void *), void *);
8
 
9
/* Disable interrupt */
10
int int_disable(unsigned long );
11
 
12
 
13
/* Enable interrupt */
14
int int_enable(unsigned long );
15
 
16
 
17
/* Main interrupt handler */
18
void int_main();
19
 
20
 
21
// exception.c
22
 
23
void add_handler(unsigned long , void (*handler) (void));
24
 
25
void default_exception_handler_c(unsigned ,unsigned);
26
 
27
//spr-defs
28
 
29
void  mtspr(unsigned long, unsigned long );
30
 
31
/* For reading SPR. */
32
unsigned long mfspr(unsigned long );
33
 
34
 
35
/* Print out a character via simulator */
36
void sim_putc(unsigned char );
37
 
38
 
39
/* print long */
40
void report(unsigned long );
41
 
42
 
43
/* Loops/exits simulation */
44
void exit (int );
45
 
46
 
47
/* Enable user interrupts */
48
void cpu_enable_user_interrupts(void);
49
 
50
 
51
 
52
/* Tick timer functions */
53
/* Enable tick timer and interrupt generation */
54
void cpu_enable_timer(void);
55
 
56
 
57
/* Disable tick timer and interrupt generation */
58
void cpu_disable_timer(void);
59
 
60
 
61
/* Timer increment - called by interrupt routine */
62
void cpu_timer_tick(void);
63
 
64
 
65
/* Reset tick counter */
66
void  cpu_reset_timer_ticks(void);
67
 
68
/* Get tick counter */
69
unsigned long cpu_get_timer_ticks(void);
70
 
71
 
72
/* Wait for 10ms, assumes CLK_HZ is 100, which it usually is.
73
   Will be slightly inaccurate!*/
74
void cpu_sleep_10ms(void);
75
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.