OpenCores
URL https://opencores.org/ocsvn/aor3000/aor3000/trunk

Subversion Repositories aor3000

[/] [aor3000/] [trunk/] [syn/] [soc/] [soc.qsf] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 alfik 
# -------------------------------------------------------------------------- #
2 
#
3 
# Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
4 
# Your use of Altera Corporation's design tools, logic functions
5 
# and other software and tools, and its AMPP partner logic
6 
# functions, and any output files from any of the foregoing
7 
# (including device programming or simulation files), and any
8 
# associated documentation or information are expressly subject
9 
# to the terms and conditions of the Altera Program License
10 
# Subscription Agreement, the Altera Quartus II License Agreement,
11 
# the Altera MegaCore Function License Agreement, or other
12 
# applicable license agreement, including, without limitation,
13 
# that your use is for the sole purpose of programming logic
14 
# devices manufactured by Altera and sold by Altera or its
15 
# authorized distributors.  Please refer to the applicable
16 
# agreement for further details.
17 
#
18 
# -------------------------------------------------------------------------- #
19 
#
20 
# Quartus II 64-Bit
21 
# Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
22 
# Date created = 20:14:12  August 09, 2014
23 
#
24 
# -------------------------------------------------------------------------- #
25 
#
26 
# Notes:
27 
#
28 
# 1) The default values for assignments are stored in the file:
29 
#               soc_assignment_defaults.qdf
30 
#    If this file doesn't exist, see file:
31 
#               assignment_defaults.qdf
32 
#
33 
# 2) Altera recommends that you do not modify this file. This
34 
#    file is updated automatically by the Quartus II software
35 
#    and any changes you make may be lost or overwritten.
36 
#
37 
# -------------------------------------------------------------------------- #
38 
 
39 
 
40 
set_global_assignment -name FAMILY "Cyclone IV E"
41 
set_global_assignment -name DEVICE EP4CE115F29C7
42 
set_global_assignment -name TOP_LEVEL_ENTITY soc
43 
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 14.0
44 
set_global_assignment -name PROJECT_CREATION_TIME_DATE "20:14:12  AUGUST 09, 2014"
45 
set_global_assignment -name LAST_QUARTUS_VERSION 14.0
46 
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
47 
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
48 
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
49 
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
50 
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
51 
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
52 
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
53 
set_global_assignment -name QIP_FILE pll/pll.qip
54 
set_global_assignment -name QIP_FILE system/synthesis/system.qip
55 
set_global_assignment -name VERILOG_FILE soc.v
56 
 
57 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50
58 
set_location_assignment PIN_Y2 -to CLOCK_50
59 
 
60 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0]
61 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1]
62 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQM[0]
63 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQM[1]
64 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQM[2]
65 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQM[3]
66 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N
67 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N
68 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE
69 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK
70 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N
71 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N
72 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0]
73 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1]
74 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2]
75 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3]
76 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4]
77 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5]
78 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6]
79 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7]
80 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8]
81 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9]
82 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10]
83 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11]
84 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12]
85 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13]
86 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14]
87 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15]
88 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[16]
89 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[17]
90 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[18]
91 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[19]
92 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[20]
93 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[21]
94 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[22]
95 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[23]
96 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[24]
97 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[25]
98 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[26]
99 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[27]
100 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[28]
101 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[29]
102 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[30]
103 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[31]
104 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0]
105 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1]
106 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2]
107 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3]
108 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4]
109 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5]
110 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6]
111 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7]
112 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8]
113 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9]
114 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10]
115 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11]
116 
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12]
117 
set_location_assignment PIN_U1 -to DRAM_DQ[31]
118 
set_location_assignment PIN_U4 -to DRAM_DQ[30]
119 
set_location_assignment PIN_T3 -to DRAM_DQ[29]
120 
set_location_assignment PIN_R3 -to DRAM_DQ[28]
121 
set_location_assignment PIN_R2 -to DRAM_DQ[27]
122 
set_location_assignment PIN_R1 -to DRAM_DQ[26]
123 
set_location_assignment PIN_R7 -to DRAM_DQ[25]
124 
set_location_assignment PIN_U5 -to DRAM_DQ[24]
125 
set_location_assignment PIN_M8 -to DRAM_DQ[16]
126 
set_location_assignment PIN_L8 -to DRAM_DQ[17]
127 
set_location_assignment PIN_P2 -to DRAM_DQ[18]
128 
set_location_assignment PIN_N3 -to DRAM_DQ[19]
129 
set_location_assignment PIN_N4 -to DRAM_DQ[20]
130 
set_location_assignment PIN_M4 -to DRAM_DQ[21]
131 
set_location_assignment PIN_M7 -to DRAM_DQ[22]
132 
set_location_assignment PIN_L7 -to DRAM_DQ[23]
133 
set_location_assignment PIN_Y3 -to DRAM_DQ[8]
134 
set_location_assignment PIN_Y4 -to DRAM_DQ[9]
135 
set_location_assignment PIN_AB1 -to DRAM_DQ[10]
136 
set_location_assignment PIN_AA3 -to DRAM_DQ[11]
137 
set_location_assignment PIN_AB2 -to DRAM_DQ[12]
138 
set_location_assignment PIN_AC1 -to DRAM_DQ[13]
139 
set_location_assignment PIN_AB3 -to DRAM_DQ[14]
140 
set_location_assignment PIN_AC2 -to DRAM_DQ[15]
141 
set_location_assignment PIN_W3 -to DRAM_DQ[0]
142 
set_location_assignment PIN_W2 -to DRAM_DQ[1]
143 
set_location_assignment PIN_V4 -to DRAM_DQ[2]
144 
set_location_assignment PIN_W1 -to DRAM_DQ[3]
145 
set_location_assignment PIN_V3 -to DRAM_DQ[4]
146 
set_location_assignment PIN_V2 -to DRAM_DQ[5]
147 
set_location_assignment PIN_V1 -to DRAM_DQ[6]
148 
set_location_assignment PIN_U3 -to DRAM_DQ[7]
149 
set_location_assignment PIN_W4 -to DRAM_DQM[1]
150 
set_location_assignment PIN_K8 -to DRAM_DQM[2]
151 
set_location_assignment PIN_U2 -to DRAM_DQM[0]
152 
set_location_assignment PIN_N8 -to DRAM_DQM[3]
153 
set_location_assignment PIN_U6 -to DRAM_RAS_N
154 
set_location_assignment PIN_V7 -to DRAM_CAS_N
155 
set_location_assignment PIN_AA6 -to DRAM_CKE
156 
set_location_assignment PIN_V6 -to DRAM_WE_N
157 
set_location_assignment PIN_T4 -to DRAM_CS_N
158 
set_location_assignment PIN_U7 -to DRAM_BA[0]
159 
set_location_assignment PIN_R4 -to DRAM_BA[1]
160 
set_location_assignment PIN_Y7 -to DRAM_ADDR[12]
161 
set_location_assignment PIN_AA5 -to DRAM_ADDR[11]
162 
set_location_assignment PIN_R5 -to DRAM_ADDR[10]
163 
set_location_assignment PIN_Y6 -to DRAM_ADDR[9]
164 
set_location_assignment PIN_Y5 -to DRAM_ADDR[8]
165 
set_location_assignment PIN_AA7 -to DRAM_ADDR[7]
166 
set_location_assignment PIN_W7 -to DRAM_ADDR[6]
167 
set_location_assignment PIN_W8 -to DRAM_ADDR[5]
168 
set_location_assignment PIN_V5 -to DRAM_ADDR[4]
169 
set_location_assignment PIN_R6 -to DRAM_ADDR[0]
170 
set_location_assignment PIN_V8 -to DRAM_ADDR[1]
171 
set_location_assignment PIN_U8 -to DRAM_ADDR[2]
172 
set_location_assignment PIN_P1 -to DRAM_ADDR[3]
173 
set_location_assignment PIN_AE5 -to DRAM_CLK
174 
 
175 
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
176 
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
177 
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
178 
set_global_assignment -name SDC_FILE soc.sdc
179 
set_global_assignment -name CDF_FILE output_files/Chain2.cdf
180 
set_global_assignment -name ENABLE_SIGNALTAP OFF
181 
set_global_assignment -name USE_SIGNALTAP_FILE output_files/debug_1.stp
182 
set_global_assignment -name SIGNALTAP_FILE output_files/debug_1.stp
183 
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.