Subversion Repositories avr_hp

--************************************************************************************************

--  ALU(internal module) for AVR core

--      Version 1.2

--  Designed by Ruslan Lepetenok 

--      Modified 02.08.2003 

-- (CPC/SBC/SBCI Z-flag bug found)

--  H-flag with NEG instruction found

--************************************************************************************************

library IEEE;

use IEEE.std_logic_1164.all;

entity alu_avr_cm3 is port(

                cp2_cml_1 : in std_logic;

                cp2_cml_2 : in std_logic;

              alu_data_r_in   : in std_logic_vector(7 downto 0);

              alu_data_d_in   : in std_logic_vector(7 downto 0);

              alu_c_flag_in   : in std_logic;

              alu_z_flag_in   : in std_logic;

-- OPERATION SIGNALS INPUTS

              idc_add         :in std_logic;

              idc_adc         :in std_logic;

              idc_adiw        :in std_logic;

              idc_sub         :in std_logic;

              idc_subi        :in std_logic;

              idc_sbc         :in std_logic;

              idc_sbci        :in std_logic;

              idc_sbiw        :in std_logic;

              adiw_st         : in std_logic;

              sbiw_st         : in std_logic;

              idc_and         :in std_logic;

              idc_andi        :in std_logic;

              idc_or          :in std_logic;

              idc_ori         :in std_logic;

              idc_eor         :in std_logic;

              idc_com         :in std_logic;

              idc_neg         :in std_logic;

              idc_inc         :in std_logic;

              idc_dec         :in std_logic;

              idc_cp          :in std_logic;

              idc_cpc         :in std_logic;

              idc_cpi         :in std_logic;

              idc_cpse        :in std_logic;

              idc_lsr         :in std_logic;

              idc_ror         :in std_logic;

              idc_asr         :in std_logic;

              idc_swap        :in std_logic;

-- DATA OUTPUT

              alu_data_out    : out std_logic_vector(7 downto 0);

-- FLAGS OUTPUT

              alu_c_flag_out  : out std_logic;

              alu_z_flag_out  : out std_logic;

              alu_n_flag_out  : out std_logic;

              alu_v_flag_out  : out std_logic;

              alu_s_flag_out  : out std_logic;

              alu_h_flag_out  : out std_logic

);

end alu_avr_cm3;

architecture rtl of alu_avr_cm3 is

-- ####################################################

-- INTERNAL SIGNALS

-- ####################################################

signal alu_data_out_int             : std_logic_vector (7 downto 0);

-- ALU FLAGS (INTERNAL)

signal alu_z_flag_out_int       : std_logic;

signal alu_c_flag_in_int        : std_logic;            -- INTERNAL CARRY FLAG

signal alu_n_flag_out_int       : std_logic;

signal alu_v_flag_out_int       : std_logic;

signal alu_c_flag_out_int       : std_logic;

-- ADDER SIGNALS --

signal adder_nadd_sub : std_logic;        -- 0 -> ADD ,1 -> SUB

signal adder_v_flag_out : std_logic;

signal adder_carry : std_logic_vector(8 downto 0);

signal adder_d_in  : std_logic_vector(8 downto 0);

signal adder_r_in  : std_logic_vector(8 downto 0);

signal adder_out   : std_logic_vector(8 downto 0);

-- NEG OPERATOR SIGNALS 

signal neg_op_in    : std_logic_vector(7 downto 0);

signal neg_op_carry : std_logic_vector(8 downto 0);

signal neg_op_out   : std_logic_vector(8 downto 0);

-- INC, DEC OPERATOR SIGNALS 

signal incdec_op_in    : std_logic_vector (7 downto 0);

signal incdec_op_carry : std_logic_vector(7 downto 0);

signal incdec_op_out   : std_logic_vector(7 downto 0);

signal com_op_out : std_logic_vector(7 downto 0);

signal and_op_out : std_logic_vector(7 downto 0);

signal or_op_out : std_logic_vector(7 downto 0);

signal eor_op_out : std_logic_vector(7 downto 0);

-- SHIFT SIGNALS

signal right_shift_out : std_logic_vector(7 downto 0);

-- SWAP SIGNALS

signal swap_out : std_logic_vector(7 downto 0);

signal alu_data_r_in_cml_1 :  std_logic_vector ( 7 downto 0 );

signal alu_data_d_in_cml_2 :  std_logic_vector ( 7 downto 0 );

signal alu_z_flag_out_cml_out :  std_logic;

signal alu_z_flag_in_cml_2 :  std_logic;

signal alu_h_flag_out_cml_out :  std_logic;

signal idc_add_cml_2 :  std_logic;

signal idc_adc_cml_2 :  std_logic;

signal idc_adc_cml_1 :  std_logic;

signal idc_adiw_cml_2 :  std_logic;

signal idc_sub_cml_2 :  std_logic;

signal idc_sub_cml_1 :  std_logic;

signal idc_subi_cml_2 :  std_logic;

signal idc_subi_cml_1 :  std_logic;

signal idc_sbc_cml_2 :  std_logic;

signal idc_sbc_cml_1 :  std_logic;

signal idc_sbci_cml_2 :  std_logic;

signal idc_sbci_cml_1 :  std_logic;

signal idc_sbiw_cml_2 :  std_logic;

signal idc_sbiw_cml_1 :  std_logic;

signal adiw_st_cml_2 :  std_logic;

signal adiw_st_cml_1 :  std_logic;

signal sbiw_st_cml_2 :  std_logic;

signal sbiw_st_cml_1 :  std_logic;

signal idc_and_cml_2 :  std_logic;

signal idc_andi_cml_2 :  std_logic;

signal idc_or_cml_2 :  std_logic;

signal idc_ori_cml_2 :  std_logic;

signal idc_eor_cml_2 :  std_logic;

signal idc_com_cml_2 :  std_logic;

signal idc_neg_cml_2 :  std_logic;

signal idc_inc_cml_2 :  std_logic;

signal idc_dec_cml_2 :  std_logic;

signal idc_cp_cml_2 :  std_logic;

signal idc_cp_cml_1 :  std_logic;

signal idc_cpc_cml_2 :  std_logic;

signal idc_cpc_cml_1 :  std_logic;

signal idc_cpi_cml_2 :  std_logic;

signal idc_cpi_cml_1 :  std_logic;

signal idc_cpse_cml_2 :  std_logic;

signal idc_cpse_cml_1 :  std_logic;

signal idc_lsr_cml_2 :  std_logic;

signal idc_ror_cml_2 :  std_logic;

signal idc_ror_cml_1 :  std_logic;

signal idc_asr_cml_2 :  std_logic;

signal idc_swap_cml_2 :  std_logic;

signal alu_c_flag_in_int_cml_1 :  std_logic;

signal adder_nadd_sub_cml_2 :  std_logic;

signal adder_nadd_sub_cml_1 :  std_logic;

signal adder_carry_cml_2 :  std_logic_vector ( 8 downto 0 );

signal adder_d_in_cml_2 :  std_logic_vector ( 8 downto 0 );

signal adder_r_in_cml_2 :  std_logic_vector ( 8 downto 0 );

signal adder_r_in_cml_1 :  std_logic_vector ( 8 downto 0 );

signal adder_out_cml_2 :  std_logic_vector ( 8 downto 0 );

signal neg_op_carry_cml_2 :  std_logic_vector ( 8 downto 0 );

signal neg_op_out_cml_2 :  std_logic_vector ( 8 downto 0 );

signal incdec_op_carry_cml_2 :  std_logic_vector ( 7 downto 0 );

signal incdec_op_out_cml_2 :  std_logic_vector ( 7 downto 0 );

signal com_op_out_cml_2 :  std_logic_vector ( 7 downto 0 );

signal and_op_out_cml_2 :  std_logic_vector ( 7 downto 0 );

signal or_op_out_cml_2 :  std_logic_vector ( 7 downto 0 );

signal eor_op_out_cml_2 :  std_logic_vector ( 7 downto 0 );

signal right_shift_out_cml_2 :  std_logic_vector ( 7 downto 0 );

signal swap_out_cml_2 :  std_logic_vector ( 7 downto 0 );

begin

process(cp2_cml_1) begin

if (cp2_cml_1 = '1' and cp2_cml_1'event) then

        alu_data_r_in_cml_1 <= alu_data_r_in;

        idc_adc_cml_1 <= idc_adc;

        idc_sub_cml_1 <= idc_sub;

        idc_subi_cml_1 <= idc_subi;

        idc_sbc_cml_1 <= idc_sbc;

        idc_sbci_cml_1 <= idc_sbci;

        idc_sbiw_cml_1 <= idc_sbiw;

        adiw_st_cml_1 <= adiw_st;

        sbiw_st_cml_1 <= sbiw_st;

        idc_cp_cml_1 <= idc_cp;

        idc_cpc_cml_1 <= idc_cpc;

        idc_cpi_cml_1 <= idc_cpi;

        idc_cpse_cml_1 <= idc_cpse;

        idc_ror_cml_1 <= idc_ror;

        alu_c_flag_in_int_cml_1 <= alu_c_flag_in_int;

        adder_nadd_sub_cml_1 <= adder_nadd_sub;

        adder_r_in_cml_1 <= adder_r_in;

end if;

end process;

process(cp2_cml_2) begin

if (cp2_cml_2 = '1' and cp2_cml_2'event) then

        alu_data_d_in_cml_2 <= alu_data_d_in;

        alu_z_flag_in_cml_2 <= alu_z_flag_in;

        idc_add_cml_2 <= idc_add;

        idc_adc_cml_2 <= idc_adc_cml_1;

        idc_adiw_cml_2 <= idc_adiw;

        idc_sub_cml_2 <= idc_sub_cml_1;

        idc_subi_cml_2 <= idc_subi_cml_1;

        idc_sbc_cml_2 <= idc_sbc_cml_1;

        idc_sbci_cml_2 <= idc_sbci_cml_1;

        idc_sbiw_cml_2 <= idc_sbiw_cml_1;

        adiw_st_cml_2 <= adiw_st_cml_1;

        sbiw_st_cml_2 <= sbiw_st_cml_1;

        idc_and_cml_2 <= idc_and;

        idc_andi_cml_2 <= idc_andi;

        idc_or_cml_2 <= idc_or;

        idc_ori_cml_2 <= idc_ori;

        idc_eor_cml_2 <= idc_eor;

        idc_com_cml_2 <= idc_com;

        idc_neg_cml_2 <= idc_neg;

        idc_inc_cml_2 <= idc_inc;

        idc_dec_cml_2 <= idc_dec;

        idc_cp_cml_2 <= idc_cp_cml_1;

        idc_cpc_cml_2 <= idc_cpc_cml_1;

        idc_cpi_cml_2 <= idc_cpi_cml_1;

        idc_cpse_cml_2 <= idc_cpse_cml_1;

        idc_lsr_cml_2 <= idc_lsr;

        idc_ror_cml_2 <= idc_ror_cml_1;

        idc_asr_cml_2 <= idc_asr;

        idc_swap_cml_2 <= idc_swap;

        adder_nadd_sub_cml_2 <= adder_nadd_sub_cml_1;

        adder_carry_cml_2 <= adder_carry;

        adder_d_in_cml_2 <= adder_d_in;

        adder_r_in_cml_2 <= adder_r_in_cml_1;

        adder_out_cml_2 <= adder_out;

        neg_op_carry_cml_2 <= neg_op_carry;

        neg_op_out_cml_2 <= neg_op_out;

        incdec_op_carry_cml_2 <= incdec_op_carry;

        incdec_op_out_cml_2 <= incdec_op_out;

        com_op_out_cml_2 <= com_op_out;

        and_op_out_cml_2 <= and_op_out;

        or_op_out_cml_2 <= or_op_out;

        eor_op_out_cml_2 <= eor_op_out;

        right_shift_out_cml_2 <= right_shift_out;

        swap_out_cml_2 <= swap_out;

end if;

end process;

alu_z_flag_out <= alu_z_flag_out_cml_out;

alu_h_flag_out <= alu_h_flag_out_cml_out;

-- ########################################################################

-- ###############              ALU

-- ########################################################################

adder_nadd_sub <=(idc_sub or idc_subi or idc_sbc or idc_sbci or idc_sbiw or sbiw_st or

                  idc_cp or idc_cpc or idc_cpi or idc_cpse ); -- '0' -> '+'; '1' -> '-' 

-- SREG C FLAG (ALU INPUT)

alu_c_flag_in_int <= alu_c_flag_in and

(idc_adc or adiw_st or idc_sbc or idc_sbci or sbiw_st or

idc_cpc or

idc_ror);

-- SynEDA CoreMultiplier

-- assignment(s): alu_z_flag_out

-- replace(s): alu_z_flag_in, idc_sbc, idc_sbci, adiw_st, sbiw_st, idc_cpc

-- SREG Z FLAG ()

-- alu_z_flag_out <= (alu_z_flag_out_int and not(adiw_st or sbiw_st)) or 

--                   ((alu_z_flag_in and alu_z_flag_out_int) and (adiw_st or sbiw_st));

alu_z_flag_out_cml_out <= (alu_z_flag_out_int and not(adiw_st_cml_2 or sbiw_st_cml_2 or idc_cpc_cml_2 or idc_sbc_cml_2 or idc_sbci_cml_2)) or

                  ((alu_z_flag_in_cml_2 and alu_z_flag_out_int) and (adiw_st_cml_2 or sbiw_st_cml_2))or

                                  (alu_z_flag_in_cml_2 and alu_z_flag_out_int and(idc_cpc_cml_2 or idc_sbc_cml_2 or idc_sbci_cml_2));   -- Previous value (for CPC/SBC/SBCI instructions)

-- SREG N FLAG

alu_n_flag_out <= alu_n_flag_out_int;

-- SREG V FLAG

alu_v_flag_out <= alu_v_flag_out_int;

alu_c_flag_out <= alu_c_flag_out_int;

alu_data_out <= alu_data_out_int;

-- #########################################################################################

adder_d_in <= '0'&alu_data_d_in;

adder_r_in <= '0'&alu_data_r_in;

--########################## ADDEER ###################################

adder_out(0) <= adder_d_in(0) xor adder_r_in_cml_1(0) xor alu_c_flag_in_int_cml_1;

summator:for i in 1 to 8 generate

-- SynEDA CoreMultiplier

-- assignment(s): adder_out

-- replace(s): alu_c_flag_in_int, adder_r_in

adder_out(i) <= adder_d_in(i) xor adder_r_in_cml_1(i) xor adder_carry(i-1);

end generate;

adder_carry(0) <= ((adder_d_in(0) xor adder_nadd_sub_cml_1) and adder_r_in_cml_1(0)) or

                (((adder_d_in(0) xor adder_nadd_sub_cml_1) or adder_r_in_cml_1(0)) and alu_c_flag_in_int_cml_1);

summator2:for i in 1 to 8 generate

-- SynEDA CoreMultiplier

-- assignment(s): adder_carry

-- replace(s): alu_c_flag_in_int, adder_nadd_sub, adder_r_in

adder_carry(i) <= ((adder_d_in(i) xor adder_nadd_sub_cml_1) and adder_r_in_cml_1(i)) or

                (((adder_d_in(i) xor adder_nadd_sub_cml_1) or adder_r_in_cml_1(i)) and adder_carry(i-1));

end generate;

-- FLAGS  FOR ADDER INSTRUCTIONS: 

-- CARRY FLAG (C) -> adder_out(8)

-- HALF CARRY FLAG (H) -> adder_carry(3)

-- TOW'S COMPLEMENT OVERFLOW  (V) -> 

-- SynEDA CoreMultiplier

-- assignment(s): adder_v_flag_out

-- replace(s): adder_nadd_sub, adder_d_in, adder_r_in, adder_out

adder_v_flag_out <= (((adder_d_in_cml_2(7) and adder_r_in_cml_2(7) and not adder_out_cml_2(7)) or

                    (not adder_d_in_cml_2(7) and not adder_r_in_cml_2(7) and adder_out_cml_2(7))) and not adder_nadd_sub_cml_2) or -- ADD

                    (((adder_d_in_cml_2(7) and not adder_r_in_cml_2(7) and not adder_out_cml_2(7)) or

                                        (not adder_d_in_cml_2(7) and adder_r_in_cml_2(7) and adder_out_cml_2(7))) and adder_nadd_sub_cml_2);

                                                                                                                                                                                                                   -- SUB

--#####################################################################

-- LOGICAL OPERATIONS FOR ONE OPERAND

--########################## NEG OPERATION ####################

neg_op_out(0)   <= not alu_data_d_in(0) xor '1';

neg_op:for i in 1 to 7 generate

neg_op_out(i)   <= not alu_data_d_in(i) xor neg_op_carry(i-1);

end generate;

neg_op_out(8) <= neg_op_carry(7) xor '1';

neg_op_carry(0) <= not alu_data_d_in(0) and '1';

neg_op2:for i in 1 to 7 generate

neg_op_carry(i) <= not alu_data_d_in(i) and neg_op_carry(i-1);

end generate;

neg_op_carry(8) <= neg_op_carry(7);                            -- ??!!

-- CARRY FLAGS  FOR NEG INSTRUCTION: 

-- CARRY FLAG -> neg_op_out(8)

-- HALF CARRY FLAG -> neg_op_carry(3)

-- TOW's COMPLEMENT OVERFLOW FLAG -> alu_data_d_in(7) and neg_op_carry(6) 

--############################################################################  

--########################## INC, DEC OPERATIONS ####################

incdec_op_out(0)      <=  alu_data_d_in(0) xor '1';

inc_dec:for i in 1 to 7 generate

incdec_op_out(i)   <= alu_data_d_in(i) xor incdec_op_carry(i-1);

end generate;

incdec_op_carry(0)    <=  alu_data_d_in(0) xor idc_dec;

inc_dec2:for i in 1 to 7 generate

incdec_op_carry(i) <= (alu_data_d_in(i) xor idc_dec) and incdec_op_carry(i-1);

end generate;

-- TOW's COMPLEMENT OVERFLOW FLAG -> (alu_data_d_in(7) xor idc_dec) and incdec_op_carry(6) 

--####################################################################

--########################## COM OPERATION ###################################

com_op_out <= not alu_data_d_in;

-- FLAGS 

-- TOW's COMPLEMENT OVERFLOW FLAG (V)  -> '0'

-- CARRY FLAG (C) -> '1' 

--############################################################################

-- LOGICAL OPERATIONS FOR TWO OPERANDS  

-- SynEDA CoreMultiplier

-- assignment(s): and_op_out

-- replace(s): alu_data_r_in

--########################## AND OPERATION ###################################

and_op_out <= alu_data_d_in and alu_data_r_in_cml_1;

-- FLAGS 

-- TOW's COMPLEMENT OVERFLOW FLAG (V)  -> '0'

--############################################################################

-- SynEDA CoreMultiplier

-- assignment(s): or_op_out

-- replace(s): alu_data_r_in

--########################## OR OPERATION ###################################

or_op_out <= alu_data_d_in or alu_data_r_in_cml_1;

-- FLAGS 

-- TOW's COMPLEMENT OVERFLOW FLAG (V)  -> '0'

--############################################################################

-- SynEDA CoreMultiplier

-- assignment(s): eor_op_out

-- replace(s): alu_data_r_in

--########################## EOR OPERATION ###################################

eor_op_out <= alu_data_d_in xor alu_data_r_in_cml_1;

-- FLAGS 

-- TOW's COMPLEMENT OVERFLOW FLAG (V)  -> '0'

--############################################################################

-- SHIFT OPERATIONS 

-- ########################## RIGHT(LSR, ROR, ASR) #######################

right_shift_out(7) <= (idc_ror_cml_1 and alu_c_flag_in_int_cml_1) or (idc_asr and alu_data_d_in(7)); -- right_shift_out(7)

shift_right:for i in 6 downto 0 generate

-- SynEDA CoreMultiplier

-- assignment(s): right_shift_out

-- replace(s): idc_ror, alu_c_flag_in_int

right_shift_out(i) <= alu_data_d_in(i+1);

end generate;

-- FLAGS 

-- CARRY FLAG (C)                      -> alu_data_d_in(0) 

-- NEGATIVE FLAG (N)                   -> right_shift_out(7)

-- TOW's COMPLEMENT OVERFLOW FLAG (V)  -> N xor C  (left_shift_out(7) xor alu_data_d_in(0))

-- #######################################################################

-- ################################## SWAP ###############################

swap_h:for i in 7 downto 4 generate

swap_out(i) <= alu_data_d_in(i-4);

end generate;

swap_l:for i in 3 downto 0 generate

swap_out(i) <= alu_data_d_in(i+4);

end generate;

-- #######################################################################

-- ALU OUTPUT MUX

alu_data_out_mux:for i in alu_data_out_int'range generate

-- SynEDA CoreMultiplier

-- assignment(s): alu_data_out_int

-- replace(s): idc_add, idc_adc, idc_adiw, idc_sub, idc_subi, idc_sbc, idc_sbci, idc_sbiw, adiw_st, sbiw_st, idc_and, idc_andi, idc_or, idc_ori, idc_eor, idc_com, idc_neg, idc_inc, idc_dec, idc_cp, idc_cpc, idc_cpi, idc_cpse, idc_lsr, idc_ror, idc_asr, idc_swap, adder_out, neg_op_out, incdec_op_out, com_op_out, and_op_out, or_op_out, eor_op_out, right_shift_out, swap_out

alu_data_out_int(i) <= (adder_out_cml_2(i) and (idc_add_cml_2 or idc_adc_cml_2 or (idc_adiw_cml_2 or adiw_st_cml_2) or    -- !!!!!

                                     idc_sub_cml_2 or idc_subi_cml_2 or idc_sbc_cml_2 or idc_sbci_cml_2 or

                                     (idc_sbiw_cml_2 or sbiw_st_cml_2) or    -- !!!!!

                                     idc_cpse_cml_2 or idc_cp_cml_2 or idc_cpc_cml_2 or idc_cpi_cml_2)) or

                                     (neg_op_out_cml_2(i) and idc_neg_cml_2) or                               -- NEG

                                     (incdec_op_out_cml_2(i) and (idc_inc_cml_2 or idc_dec_cml_2)) or               -- INC/DEC

                                     (com_op_out_cml_2(i) and idc_com_cml_2) or                               -- COM

                                     (and_op_out_cml_2(i) and (idc_and_cml_2 or idc_andi_cml_2)) or                 -- AND/ANDI                                   

                                     (or_op_out_cml_2(i)  and (idc_or_cml_2 or idc_ori_cml_2)) or                   -- OR/ORI                                   

                                     (eor_op_out_cml_2(i) and idc_eor_cml_2) or                               -- EOR

                                     (right_shift_out_cml_2(i) and (idc_lsr_cml_2 or idc_ror_cml_2 or idc_asr_cml_2)) or  -- LSR/ROR/ASR

                                     (swap_out_cml_2(i) and idc_swap_cml_2);                                  -- SWAP

end generate;

--@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@ ALU FLAGS OUTPUTS @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

-- SynEDA CoreMultiplier

-- assignment(s): alu_h_flag_out

-- replace(s): idc_add, idc_adc, idc_sub, idc_subi, idc_sbc, idc_sbci, idc_neg, idc_cp, idc_cpc, idc_cpi, adder_carry, neg_op_carry

alu_h_flag_out_cml_out <= (adder_carry_cml_2(3) and                                                      -- ADDER INSTRUCTIONS

             (idc_add_cml_2 or idc_adc_cml_2 or idc_sub_cml_2 or idc_subi_cml_2 or idc_sbc_cml_2 or idc_sbci_cml_2 or idc_cp_cml_2 or idc_cpc_cml_2 or idc_cpi_cml_2)) or

             (not neg_op_carry_cml_2(3) and idc_neg_cml_2); -- H-flag problem with NEG instruction fixing                                         -- NEG

alu_s_flag_out <= alu_n_flag_out_int xor alu_v_flag_out_int;

-- SynEDA CoreMultiplier

-- assignment(s): alu_v_flag_out_int

-- replace(s): alu_data_d_in, idc_add, idc_adc, idc_sub, idc_subi, idc_sbc, idc_sbci, adiw_st, sbiw_st, idc_neg, idc_inc, idc_dec, idc_cp, idc_cpc, idc_cpi, idc_lsr, idc_ror, idc_asr, neg_op_carry, incdec_op_carry

alu_v_flag_out_int <= (adder_v_flag_out and

             (idc_add_cml_2 or idc_adc_cml_2 or idc_sub_cml_2 or idc_subi_cml_2 or idc_sbc_cml_2 or idc_sbci_cml_2 or adiw_st_cml_2 or sbiw_st_cml_2 or idc_cp_cml_2 or idc_cpi_cml_2 or idc_cpc_cml_2)) or

             ((alu_data_d_in_cml_2(7) and neg_op_carry_cml_2(6)) and idc_neg_cml_2) or                                       -- NEG

                     (not alu_data_d_in_cml_2(7) and incdec_op_carry_cml_2(6) and idc_inc_cml_2) or -- INC

                     (alu_data_d_in_cml_2(7) and incdec_op_carry_cml_2(6) and idc_dec_cml_2) or   -- DEC

                         ((alu_n_flag_out_int xor alu_c_flag_out_int) and (idc_lsr_cml_2 or idc_ror_cml_2 or idc_asr_cml_2));            -- LSR,ROR,ASR

alu_n_flag_out_int <= alu_data_out_int(7);

alu_z_flag_out_int <= '1' when alu_data_out_int="00000000" else '0';

-- SynEDA CoreMultiplier

-- assignment(s): alu_c_flag_out_int

-- replace(s): alu_data_d_in, idc_add, idc_adc, idc_adiw, idc_sub, idc_subi, idc_sbc, idc_sbci, idc_sbiw, adiw_st, sbiw_st, idc_com, idc_neg, idc_cp, idc_cpc, idc_cpi, idc_lsr, idc_ror, idc_asr, adder_out

alu_c_flag_out_int <= (adder_out_cml_2(8) and

                       (idc_add_cml_2 or idc_adc_cml_2 or (idc_adiw_cml_2 or adiw_st_cml_2) or idc_sub_cml_2 or idc_subi_cml_2 or idc_sbc_cml_2 or idc_sbci_cml_2 or (idc_sbiw_cml_2 or sbiw_st_cml_2) or idc_cp_cml_2 or idc_cpc_cml_2 or idc_cpi_cml_2)) or -- ADDER

                                           (not alu_z_flag_out_int and idc_neg_cml_2) or    -- NEG

                                           (alu_data_d_in_cml_2(0) and (idc_lsr_cml_2 or idc_ror_cml_2 or idc_asr_cml_2)) or idc_com_cml_2;

-- @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

end rtl;