OpenCores
URL https://opencores.org/ocsvn/bustap-jtag/bustap-jtag/trunk

Subversion Repositories bustap-jtag

[/] [bustap-jtag/] [trunk/] [rtl/] [xilinx/] [vivado_ip/] [xgui/] [bustap_jtag_v1_0_v1_0.tcl] - Blame information for rev 25

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 25 ash_riple
# Definitional proc to organize widgets for parameters.
2
proc init_gui { IPINST } {
3
        set Page0 [ipgui::add_page $IPINST -name "Page 0" -layout vertical]
4
        set Component_Name [ipgui::add_param $IPINST -parent $Page0 -name Component_Name]
5
        set C_M00_AXI_DATA_WIDTH [ipgui::add_param $IPINST -parent $Page0 -name C_M00_AXI_DATA_WIDTH]
6
        set C_M00_AXI_ADDR_WIDTH [ipgui::add_param $IPINST -parent $Page0 -name C_M00_AXI_ADDR_WIDTH]
7
        set C_S00_AXI_ADDR_WIDTH [ipgui::add_param $IPINST -parent $Page0 -name C_S00_AXI_ADDR_WIDTH]
8
        set C_S00_AXI_DATA_WIDTH [ipgui::add_param $IPINST -parent $Page0 -name C_S00_AXI_DATA_WIDTH]
9
}
10
 
11
proc update_PARAM_VALUE.C_M00_AXI_DATA_WIDTH { PARAM_VALUE.C_M00_AXI_DATA_WIDTH } {
12
        # Procedure called to update C_M00_AXI_DATA_WIDTH when any of the dependent parameters in the arguments change
13
}
14
 
15
proc validate_PARAM_VALUE.C_M00_AXI_DATA_WIDTH { PARAM_VALUE.C_M00_AXI_DATA_WIDTH } {
16
        # Procedure called to validate C_M00_AXI_DATA_WIDTH
17
        return true
18
}
19
 
20
proc update_PARAM_VALUE.C_M00_AXI_ADDR_WIDTH { PARAM_VALUE.C_M00_AXI_ADDR_WIDTH } {
21
        # Procedure called to update C_M00_AXI_ADDR_WIDTH when any of the dependent parameters in the arguments change
22
}
23
 
24
proc validate_PARAM_VALUE.C_M00_AXI_ADDR_WIDTH { PARAM_VALUE.C_M00_AXI_ADDR_WIDTH } {
25
        # Procedure called to validate C_M00_AXI_ADDR_WIDTH
26
        return true
27
}
28
 
29
proc update_PARAM_VALUE.C_S00_AXI_ADDR_WIDTH { PARAM_VALUE.C_S00_AXI_ADDR_WIDTH } {
30
        # Procedure called to update C_S00_AXI_ADDR_WIDTH when any of the dependent parameters in the arguments change
31
}
32
 
33
proc validate_PARAM_VALUE.C_S00_AXI_ADDR_WIDTH { PARAM_VALUE.C_S00_AXI_ADDR_WIDTH } {
34
        # Procedure called to validate C_S00_AXI_ADDR_WIDTH
35
        return true
36
}
37
 
38
proc update_PARAM_VALUE.C_S00_AXI_DATA_WIDTH { PARAM_VALUE.C_S00_AXI_DATA_WIDTH } {
39
        # Procedure called to update C_S00_AXI_DATA_WIDTH when any of the dependent parameters in the arguments change
40
}
41
 
42
proc validate_PARAM_VALUE.C_S00_AXI_DATA_WIDTH { PARAM_VALUE.C_S00_AXI_DATA_WIDTH } {
43
        # Procedure called to validate C_S00_AXI_DATA_WIDTH
44
        return true
45
}
46
 
47
 
48
proc update_MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH { MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH PARAM_VALUE.C_S00_AXI_DATA_WIDTH } {
49
        # Procedure called to set VHDL generic/Verilog parameter value(s) based on TCL parameter value
50
        set_property value [get_property value ${PARAM_VALUE.C_S00_AXI_DATA_WIDTH}] ${MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH}
51
}
52
 
53
proc update_MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH { MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH PARAM_VALUE.C_S00_AXI_ADDR_WIDTH } {
54
        # Procedure called to set VHDL generic/Verilog parameter value(s) based on TCL parameter value
55
        set_property value [get_property value ${PARAM_VALUE.C_S00_AXI_ADDR_WIDTH}] ${MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH}
56
}
57
 
58
proc update_MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH { MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH PARAM_VALUE.C_M00_AXI_DATA_WIDTH } {
59
        # Procedure called to set VHDL generic/Verilog parameter value(s) based on TCL parameter value
60
        set_property value [get_property value ${PARAM_VALUE.C_M00_AXI_DATA_WIDTH}] ${MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH}
61
}
62
 
63
proc update_MODELPARAM_VALUE.C_M00_AXI_ADDR_WIDTH { MODELPARAM_VALUE.C_M00_AXI_ADDR_WIDTH PARAM_VALUE.C_M00_AXI_ADDR_WIDTH } {
64
        # Procedure called to set VHDL generic/Verilog parameter value(s) based on TCL parameter value
65
        set_property value [get_property value ${PARAM_VALUE.C_M00_AXI_ADDR_WIDTH}] ${MODELPARAM_VALUE.C_M00_AXI_ADDR_WIDTH}
66
}
67
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.