OpenCores
URL https://opencores.org/ocsvn/c0or1k/c0or1k/trunk

Subversion Repositories c0or1k

[/] [c0or1k/] [trunk/] [include/] [l4/] [arch/] [arm/] [v5/] [exception.h] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 drasko
/*
2
 * Definitions for exception support on ARMv5
3
 *
4
 * Copyright (C) 2007 Bahadir Balban
5
 */
6
#ifndef __ARCH_V5_EXCEPTION_H__
7
#define __ARCH_V5_EXCEPTION_H__
8
 
9
#include INC_ARCH(asm.h)
10
 
11
/*
12
 * v5 Architecture-defined data abort values for FSR ordered
13
 * in highest to lowest priority.
14
 */
15
#define DABT_TERMINAL                           0x2
16
#define DABT_VECTOR                             0x0     /* Obsolete */
17
#define DABT_ALIGN                              0x1
18
#define DABT_EXT_XLATE_LEVEL1                   0xC
19
#define DABT_EXT_XLATE_LEVEL2                   0xE
20
#define DABT_XLATE_SECT                         0x5
21
#define DABT_XLATE_PAGE                         0x7
22
#define DABT_DOMAIN_SECT                        0x9
23
#define DABT_DOMAIN_PAGE                        0xB
24
#define DABT_PERM_SECT                          0xD
25
#define DABT_PERM_PAGE                          0xF
26
#define DABT_EXT_LFETCH_SECT                    0x4
27
#define DABT_EXT_LFETCH_PAGE                    0x6
28
#define DABT_EXT_NON_LFETCH_SECT                0x8
29
#define DABT_EXT_NON_LFETCH_PAGE                0xA
30
 
31
#define FSR_FS_MASK                             0xF
32
 
33
#endif /* __ARCH_V5_EXCEPTION_H__ */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.