OpenCores
URL https://opencores.org/ocsvn/c0or1k/c0or1k/trunk

Subversion Repositories c0or1k

[/] [c0or1k/] [trunk/] [include/] [l4/] [arch/] [arm/] [v6/] [mmu_ops.h] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 drasko
#ifndef __MMU__OPS__H__
2
#define __MMU__OPS__H__
3
/*
4
 * Prototypes for low level mmu operations
5
 *
6
 * Copyright (C) 2005 Bahadir Balban
7
 *
8
 */
9
void arm_set_ttb(unsigned int);
10
void arm_set_domain(unsigned int);
11
unsigned int arm_get_domain(void);
12
void arm_enable_mmu(void);
13
void arm_enable_icache(void);
14
void arm_enable_dcache(void);
15
void arm_enable_wbuffer(void);
16
void arm_enable_high_vectors(void);
17
void arm_invalidate_cache(void);
18
void arm_invalidate_icache(void);
19
void arm_invalidate_dcache(void);
20
void arm_clean_dcache(void);
21
void arm_clean_invalidate_dcache(void);
22
void arm_clean_invalidate_cache(void);
23
void arm_drain_writebuffer(void);
24
void arm_invalidate_tlb(void);
25
void arm_invalidate_itlb(void);
26
void arm_invalidate_dtlb(void);
27
 
28
static inline void arm_enable_caches(void)
29
{
30
        arm_enable_icache();
31
        arm_enable_dcache();
32
}
33
 
34
 
35
static inline void dmb(void)
36
{
37
        /* This is the closest to its meaning */
38
        arm_drain_writebuffer();
39
}
40
 
41
static inline void dsb(void)
42
{
43
        /* No op */
44
}
45
 
46
static inline void isb(void)
47
{
48
        /* No op */
49
}
50
 
51
 
52
#endif /* __MMU__OPS__H__ */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.