| 1 |
2 |
drasko |
/*
|
| 2 |
|
|
* PL190 Primecell Vectored Interrupt Controller offsets
|
| 3 |
|
|
*
|
| 4 |
|
|
* Copyright (C) 2007 Bahadir Balban
|
| 5 |
|
|
*
|
| 6 |
|
|
*/
|
| 7 |
|
|
|
| 8 |
|
|
#ifndef __PL190_VIC_H__
|
| 9 |
|
|
#define __PL190_VIC_H__
|
| 10 |
|
|
|
| 11 |
|
|
#include INC_PLAT(platform.h)
|
| 12 |
|
|
#include INC_ARCH(types.h)
|
| 13 |
|
|
#include INC_ARCH(io.h)
|
| 14 |
|
|
|
| 15 |
|
|
#define PL190_BASE PLATFORM_IRQCTRL0_VBASE
|
| 16 |
|
|
#define PL190_SIC_BASE PLATFORM_IRQCTRL1_VBASE
|
| 17 |
|
|
|
| 18 |
|
|
#define PL190_IRQS_MAX 32
|
| 19 |
|
|
|
| 20 |
|
|
/* VIC register offsets */
|
| 21 |
|
|
#define PL190_VIC_IRQSTATUS (PL190_BASE + 0x00)
|
| 22 |
|
|
#define PL190_VIC_FIQSTATUS (PL190_BASE + 0x04)
|
| 23 |
|
|
#define PL190_VIC_RAWINTR (PL190_BASE + 0x08)
|
| 24 |
|
|
#define PL190_VIC_INTSELECT (PL190_BASE + 0x0C)
|
| 25 |
|
|
#define PL190_VIC_INTENABLE (PL190_BASE + 0x10)
|
| 26 |
|
|
#define PL190_VIC_INTENCLEAR (PL190_BASE + 0x14)
|
| 27 |
|
|
#define PL190_VIC_SOFTINT (PL190_BASE + 0x18)
|
| 28 |
|
|
#define PL190_VIC_SOFTINTCLEAR (PL190_BASE + 0x1C)
|
| 29 |
|
|
#define PL190_VIC_PROTECTION (PL190_BASE + 0x20)
|
| 30 |
|
|
#define PL190_VIC_VECTADDR (PL190_BASE + 0x30)
|
| 31 |
|
|
#define PL190_VIC_DEFVECTADDR (PL190_BASE + 0x34)
|
| 32 |
|
|
#define PL190_VIC_VECTADDR0 (PL190_BASE + 0x100)
|
| 33 |
|
|
/* 15 PIC_VECTADDR registers up to 0x13C */
|
| 34 |
|
|
#define PL190_VIC_VECTCNTL0 (PL190_BASE + 0x200)
|
| 35 |
|
|
/* 15 PIC_VECTCNTL registers up to 0x23C */
|
| 36 |
|
|
|
| 37 |
|
|
#define PL190_SIC_IRQS_MAX 32
|
| 38 |
|
|
#define PL190_SIC_STATUS (PL190_SIC_BASE + 0x0)
|
| 39 |
|
|
#define PL190_SIC_RAWSTAT (PL190_SIC_BASE + 0x04)
|
| 40 |
|
|
#define PL190_SIC_ENABLE (PL190_SIC_BASE + 0x08)
|
| 41 |
|
|
#define PL190_SIC_ENSET (PL190_SIC_BASE + 0x08)
|
| 42 |
|
|
#define PL190_SIC_ENCLR (PL190_SIC_BASE + 0x0C)
|
| 43 |
|
|
#define PL190_SIC_SOFTINTSET (PL190_SIC_BASE + 0x10)
|
| 44 |
|
|
#define PL190_SIC_SOFTINTCLR (PL190_SIC_BASE + 0x14)
|
| 45 |
|
|
#define PL190_SIC_PICENABLE (PL190_SIC_BASE + 0x20)
|
| 46 |
|
|
#define PL190_SIC_PICENSET (PL190_SIC_BASE + 0x20)
|
| 47 |
|
|
#define PL190_SIC_PICENCLR (PL190_SIC_BASE + 0x24)
|
| 48 |
|
|
|
| 49 |
|
|
void pl190_vic_init(void);
|
| 50 |
|
|
void pl190_ack_irq(l4id_t irq);
|
| 51 |
|
|
void pl190_mask_irq(l4id_t irq);
|
| 52 |
|
|
void pl190_unmask_irq(l4id_t irq);
|
| 53 |
|
|
l4id_t pl190_read_irq(void *irq_chip_data);
|
| 54 |
|
|
|
| 55 |
|
|
l4id_t pl190_sic_read_irq(void *irq_chip_data);
|
| 56 |
|
|
void pl190_sic_mask_irq(l4id_t irq);
|
| 57 |
|
|
void pl190_sic_mask_irq(l4id_t irq);
|
| 58 |
|
|
void pl190_sic_ack_irq(l4id_t irq);
|
| 59 |
|
|
void pl190_sic_unmask_irq(l4id_t irq);
|
| 60 |
|
|
void pl190_sic_init(void);
|
| 61 |
|
|
|
| 62 |
|
|
#endif /* __PL190_VIC_H__ */
|
