OpenCores
URL https://opencores.org/ocsvn/c0or1k/c0or1k/trunk

Subversion Repositories c0or1k

[/] [c0or1k/] [trunk/] [include/] [l4/] [platform/] [pb926/] [irq.h] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 drasko
#ifndef __PLATFORM_IRQ_H__
2
#define __PLATFORM_IRQ_H__
3
 
4
#define IRQ_CHIPS_MAX                           2
5
 
6
/*
7
 * Globally unique irq chip offsets:
8
 *
9
 * A global irq number is calculated as
10
 * chip_offset + local_irq_offset.
11
 *
12
 * This way, the global irq number uniquely represents
13
 * an irq on any irq chip.
14
 */
15
#define VIC_CHIP_OFFSET                 0
16
#define SIC_CHIP_OFFSET                 31
17
 
18
/* Maximum irqs on VIC and SIC */
19
#define VIC_IRQS_MAX                    32
20
#define SIC_IRQS_MAX                    32
21
 
22
#define IRQS_MAX                        VIC_IRQS_MAX + SIC_IRQS_MAX
23
 
24
/* Vectored Interrupt Controller local IRQ numbers */
25
#define VIC_IRQ_TIMER0                  4
26
#define VIC_IRQ_TIMER1                  5
27
#define VIC_IRQ_RTC                     10
28
#define VIC_IRQ_UART0                   12
29
#define VIC_IRQ_UART1                   13
30
#define VIC_IRQ_UART2                   14
31
#define VIC_IRQ_CLCD0                   16
32
#define VIC_IRQ_SIC                     31
33
 
34
/* Secondary Interrupt controller local IRQ numbers */
35
#define SIC_IRQ_SWI                     0
36
#define SIC_IRQ_KEYBOARD                3
37
#define SIC_IRQ_MOUSE                   4
38
#define SIC_IRQ_UART3                   6
39
 
40
/* Global irq numbers, note these should reflect global device names */
41
#define IRQ_TIMER0              (VIC_IRQ_TIMER0 + VIC_CHIP_OFFSET)
42
#define IRQ_TIMER1              (VIC_IRQ_TIMER1 + VIC_CHIP_OFFSET)
43
#define IRQ_RTC                 (VIC_IRQ_RTC + VIC_CHIP_OFFSET)
44
#define IRQ_UART0               (VIC_IRQ_UART0 + VIC_CHIP_OFFSET)
45
#define IRQ_UART1               (VIC_IRQ_UART1 + VIC_CHIP_OFFSET)
46
#define IRQ_UART2               (VIC_IRQ_UART2 + VIC_CHIP_OFFSET)
47
#define IRQ_CLCD0               (VIC_IRQ_CLCD0 + VIC_CHIP_OFFSET)
48
#define IRQ_SIC                 (VIC_IRQ_SIC + VIC_CHIP_OFFSET)
49
 
50
#define IRQ_SICSWI              (SIC_IRQ_SWI + SIC_CHIP_OFFSET)
51
#define IRQ_UART3               (SIC_IRQ_UART3 + SIC_CHIP_OFFSET)
52
#define IRQ_KEYBOARD0           (SIC_IRQ_KEYBOARD + SIC_CHIP_OFFSET)
53
#define IRQ_MOUSE0              (SIC_IRQ_MOUSE + SIC_CHIP_OFFSET)
54
 
55
#endif /* __PLATFORM_IRQ_H__ */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.