URL
https://opencores.org/ocsvn/c0or1k/c0or1k/trunk
Details |
Compare with Previous |
View Log
Line No. |
Rev |
Author |
Line |
1 |
2 |
drasko |
/*
|
2 |
|
|
* Describes physical memory layout of EB platform.
|
3 |
|
|
*
|
4 |
|
|
* This only include physical and memory offsets that
|
5 |
|
|
* are not included in realview/offsets.h
|
6 |
|
|
*
|
7 |
|
|
* Copyright (C) 2009 B Labs Ltd.
|
8 |
|
|
*/
|
9 |
|
|
|
10 |
|
|
#ifndef __PLATFORM_PBA8_OFFSETS_H__
|
11 |
|
|
#define __PLATFORM_PBA8_OFFSETS_H__
|
12 |
|
|
|
13 |
|
|
#include <l4/platform/realview/offsets.h>
|
14 |
|
|
|
15 |
|
|
/*
|
16 |
|
|
* These bases taken from where kernel is `physically' linked at,
|
17 |
|
|
* also used to calculate virtual-to-physical translation offset.
|
18 |
|
|
* See the linker script for their sources. PHYS_ADDR_BASE can't
|
19 |
|
|
* use a linker variable because it's referred from assembler.
|
20 |
|
|
*/
|
21 |
|
|
#define PHYS_ADDR_BASE 0x100000
|
22 |
|
|
|
23 |
|
|
/* Device offsets in physical memory */
|
24 |
|
|
#define PLATFORM_TIMER2_BASE 0x10018000 /* Timers 4 and 5 */
|
25 |
|
|
#define PLATFORM_TIMER3_BASE 0x10019000 /* Timers 6 and 7 */
|
26 |
|
|
#define PLATFORM_SYSCTRL1_BASE 0x1001A000 /* System controller1 */
|
27 |
|
|
#define PLATFORM_CLCD0_BASE 0x10020000 /* CLCD */
|
28 |
|
|
#define PLATFORM_GIC1_BASE 0x1E000000 /* GIC 1 */
|
29 |
|
|
#define PLATFORM_GIC2_BASE 0x1E010000 /* GIC 2 */
|
30 |
|
|
#define PLATFORM_GIC3_BASE 0x1E020000 /* GIC 3 */
|
31 |
|
|
#define PLATFORM_GIC4_BASE 0x1E030000 /* GIC 4 */
|
32 |
|
|
|
33 |
|
|
/*
|
34 |
|
|
* Device offsets in virtual memory. They offset to some virtual
|
35 |
|
|
* device base address. Each page on this virtual base is consecutively
|
36 |
|
|
* allocated to devices. Nice and smooth.
|
37 |
|
|
* Make sure the offsets used here are not conflicting with the ones
|
38 |
|
|
* present in <l4/platform/realview/offset.h>
|
39 |
|
|
*/
|
40 |
|
|
|
41 |
|
|
#endif /* __PLATFORM_PBA8_OFFSETS_H__ */
|
42 |
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.