OpenCores
URL https://opencores.org/ocsvn/c0or1k/c0or1k/trunk

Subversion Repositories c0or1k

[/] [c0or1k/] [trunk/] [include/] [l4/] [platform/] [pba9/] [irq.h] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 drasko
/*
2
 * Support for generic irq handling using platform irq controller (GIC)
3
 *
4
 * Copyright (C) 2007 B Labs Ltd.
5
 */
6
#ifndef __PLATFORM_IRQ_H__
7
#define __PLATFORM_IRQ_H__
8
 
9
 
10
/* TODO: Not sure about this, need to check */
11
#define IRQ_CHIPS_MAX           1
12
#define IRQS_MAX                96
13
#define IRQ_OFFSET              0
14
 
15
/* IRQ indices. */
16
#define IRQ_TIMER0              34
17
#define IRQ_TIMER1              35
18
#define IRQ_RTC                 36
19
#define IRQ_UART0               37
20
#define IRQ_UART1               38
21
#define IRQ_UART2               39
22
#define IRQ_UART3               40
23
 
24
#define IRQ_KEYBOARD0           44
25
#define IRQ_MOUSE0              45
26
#define IRQ_CLCD0               46
27
 
28
/*
29
 * Versatile Express A9 Interrupt Distribution:
30
 * 0 - 31: SI, provided by distributed interrupt controller
31
 * 32 - 74: Irqs from Motherboard (0 - 42)
32
 * 75- 81: Test chip interrupts
33
 */
34
 
35
#endif /* __PLATFORM_IRQ_H__ */
36
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.