OpenCores
URL https://opencores.org/ocsvn/c0or1k/c0or1k/trunk

Subversion Repositories c0or1k

[/] [c0or1k/] [trunk/] [include/] [l4/] [platform/] [pba9/] [offsets.h] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 drasko
/*
2
 * Describes physical memory layout of pb926 platform.
3
 *
4
 * This only include physical and memory offsets that
5
 * are not included in realview/offsets.h
6
 *
7
 * Copyright (C) 2010 B Labs Ltd.
8
 * Author: Bahadir Balban <bbalban@b-labs.co.uk>
9
 */
10
 
11
#ifndef __PLATFORM_PBA9_OFFSETS_H__
12
#define __PLATFORM_PBA9_OFFSETS_H__
13
 
14
#include <l4/platform/realview/offsets.h>
15
 
16
/*
17
 * Device offsets in physical memory
18
 * Naming of devices done starting with 0 subscript,
19
 * as we use these names for device capability
20
 */
21
#define PLATFORM_TIMER2_BASE            0x10018000 /* Timers 2 and 3 */
22
#define PLATFORM_TIMER3_BASE            0x10019000 /* Timers 2 and 3 */
23
#define PLATFORM_SYSCTRL1_BASE          0x1001A000 /* System controller1 */
24
 
25
#define PLATFORM_CLCD0_BASE             0x1001F000 /* CLCD */
26
 
27
#define PLATFORM_GIC0_BASE              0x1E000000 /* GIC 0 */
28
 
29
#define MPCORE_PRIVATE_BASE             0x1E000000
30
 
31
#define SCU_BASE                MPCORE_PRIVATE_BASE
32
#define SCU_VBASE               MPCORE_PRIVATE_VBASE
33
#define GIC0_CPU_VBASE          (MPCORE_PRIVATE_VBASE + 0x100)
34
#define GIC0_DIST_VBASE         (MPCORE_PRIVATE_VBASE + 0x1000)
35
 
36
/*
37
 * Virtual device offsets for Versatile Express A9
38
 * Offsets start from the last common realview virtual
39
 * device offset
40
 */
41
#define MPCORE_PRIVATE_VBASE    (IO_AREA0_VADDR + (14 * DEVICE_PAGE))
42
 
43
/* Add userspace devices here as they become necessary for irqs */
44
 
45
#endif /* __PLATFORM_PBA9_OFFSETS_H__ */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.