OpenCores
URL https://opencores.org/ocsvn/c0or1k/c0or1k/trunk

Subversion Repositories c0or1k

[/] [c0or1k/] [trunk/] [include/] [l4/] [platform/] [tests/] [offsets.h] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 drasko
/*
2
 * Mock-up platform definition file for test purposes
3
 *
4
 * Copyright (C) 2007 Bahadir Balban
5
 */
6
 
7
#ifndef __PLATFORM_TEST_OFFSETS__H__
8
#define __PLATFORM_TEST_OFFSETS__H__
9
 
10
/* Physical memory base */
11
extern unsigned int PHYS_MEM_START;
12
extern unsigned int PHYS_MEM_END;
13
extern unsigned int PHYS_ADDR_BASE;
14
 
15
/*
16
 * These bases taken from where kernel is `physically' linked at,
17
 * also used to calculate virtual-to-physical translation offset.
18
 * See the linker script for their sources. PHYS_ADDR_BASE can't
19
 * use a linker variable because it's referred from assembler.
20
 */
21
 
22
/* Device memory base */
23
#define PB926_DEV_PHYS                  0x10000000
24
 
25
/* Device offsets in physical memory */
26
#define PB926_SYSREGS_BASE              0x10000000 /* System registers */
27
#define PB926_SYSCNTL_BASE              0x101E0000 /* System controller */
28
#define PB926_WATCHDOG_BASE             0x101E1000 /* Watchdog */
29
#define PB926_TIMER0_1_BASE             0x101E2000 /* Timers 0 and 1 */
30
#define PB926_TIMER1_2_BASE             0x101E3000 /* Timers 2 and 3 */
31
#define PB926_RTC_BASE                  0x101E8000 /* Real Time Clock */
32
#define PB926_VIC_BASE                  0x10140000 /* Primary Vectored IC */
33
#define PB926_SIC_BASE                  0x10003000 /* Secondary IC */
34
#define PB926_UART0_BASE                0x101F1000 /* Console port (UART0) */
35
 
36
/*
37
 * BB: Device offsets in virtual memory. They offset to some virtual
38
 * device base address. Each page on this virtual base is consecutively
39
 * allocated to devices. Nice and smooth.
40
 */
41
#define PB926_TIMER0_1_VOFFSET                  0x00001000
42
#define PB926_VIC_VOFFSET                       0x00002000
43
#define PB926_SIC_VOFFSET                       0x00003000
44
#define PB926_UART0_VOFFSET                     0x00004000
45
#define PB926_SYSREGS_VOFFSET                   0x00005000
46
#define PB926_SYSCNTL_VOFFSET                   0x00006000
47
 
48
 
49
#endif /*__PLATFORM_TEST_OFFSETS_H__*/
50
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.