OpenCores
URL https://opencores.org/ocsvn/c0or1k/c0or1k/trunk

Subversion Repositories c0or1k

[/] [c0or1k/] [trunk/] [src/] [arch/] [arm/] [v6/] [cpu_startup.c] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 drasko
/*
2
 * Copyright (C) 2010 B Labs Ltd.
3
 * Author: Prem Mallappa <prem.mallappa@b-labs.co.uk>
4
 */
5
 
6
#include INC_CPU(cpu.h)
7
//#include INC_SUBARCH(cpu.h)
8
//#include INC_ARCH(cpu.h)
9
 
10
 
11
/* This code is guaranteed to be executed before MMU is enabled */
12
 
13
void cpu_startup(void)
14
{
15
        /* For now this should have
16
         * cache disabling
17
         * branch prediction disabling
18
         */
19
 
20
        /* Here enable the common bits
21
         * cache
22
         * branch prediction
23
         * write buffers
24
         */
25
 
26
        /* Enable V6 page tables */
27
        //unsigned int val = arm_get_cp15_cr() | 1<<23;
28
        //arm_set_cp15_cr(val);
29
 
30
 
31
#if defined (CONFIG_SMP)
32
        /* Enable SCU*/
33
        /* Enable SMP bit in CP15 */
34
#endif
35
 
36
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.