OpenCores
URL https://opencores.org/ocsvn/c0or1k/c0or1k/trunk

Subversion Repositories c0or1k

[/] [c0or1k/] [trunk/] [src/] [platform/] [pba8/] [irq.c] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 drasko
/*
2
 * Support for generic irq handling using platform irq controller (PL190)
3
 *
4
 * Copyright (C) 2007 Bahadir Balban
5
 */
6
#include <l4/drivers/irq/gic/gic.h>
7
#include INC_PLAT(irq.h)
8
#include <l4/generic/irq.h>
9
 
10
extern struct gic_data gic_data[IRQ_CHIPS_MAX];
11
 
12
struct irq_chip irq_chip_array[IRQ_CHIPS_MAX];
13
#if 0
14
#ifdef CONFIG_CPU_ARM11MPCORE
15
struct irq_chip irq_chip_array[IRQ_CHIPS_MAX] = {
16
        [0] = {
17
                .name = "CoreTile GIC",
18
                .level = 0,
19
                .cascade = MPCORE_GIC_IRQ_EB_GIC1,
20
                .start = 0,
21
                .end = IRQS_MAX,
22
                .data = &gic_data[0],
23
                .ops = {
24
                        .init = gic_dummy_init,
25
                        .read_irq = gic_read_irq,
26
                        .ack_and_mask = gic_ack_and_mask,
27
                        .unmask = gic_unmask_irq
28
                },
29
        },
30
 
31
        [1] = {
32
                .name = "EB GIC",
33
                .level = 1,
34
                .cascade = IRQ_NIL,
35
                .start = EB_GIC_IRQ_OFFSET,
36
                .end = EB_GIC_IRQ_OFFSET + IRQS_MAX,
37
                .data = &gic_data[1],
38
                .ops = {
39
                        .init = gic_dummy_init,
40
                        .read_irq = gic_read_irq,
41
                        .ack_and_mask = gic_ack_and_mask,
42
                        .unmask = gic_unmask_irq,
43
                },
44
        },
45
 
46
};
47
#else
48
struct irq_chip irq_chip_array[IRQ_CHIPS_MAX] = {
49
        [0] = {
50
                .name = "EB GIC",
51
                .level = 0,
52
                .cascade = IRQ_NIL,
53
                .start = 0,
54
                .end = EB_GIC_IRQ_OFFSET + IRQS_MAX,
55
                .data = &gic_data[1],
56
                .ops = {
57
                        .init = gic_dummy_init,
58
                        .read_irq = gic_read_irq,
59
                        .ack_and_mask = gic_ack_and_mask,
60
                        .unmask = gic_unmask_irq,
61
                },
62
        },
63
};
64
#endif
65
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.