OpenCores
URL https://opencores.org/ocsvn/connect-6/connect-6/trunk

Subversion Repositories connect-6

[/] [connect-6/] [trunk/] [BUILD_SCC/] [DE2/] [setup.sh] - Blame information for rev 4

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 4 sumanta.ch
stty -F /dev/ttyS0 115200 cstopb -icanon -icrnl -ixon -opost -onlcr -imaxbel -echo -echoe -echok -echoke -echoctl -echonl min 1 time 0
2
##                   SRSEL
3
##echo -n -e '\x00\x00\x5B\x00\x00\x00\x00\xAA'  > /dev/ttyS0
4
#echo -n -e '\x61\x5B\x12\x34\x56\x00\x00\x33'  > /dev/ttyS0
5
##                      SETUP SRAM          SRAM SRAM OUTSEL
6
#echo -n -e '\x61\xA5\x12\x34\x56\x00\x00\x33'  > /dev/ttyS0
7
##                      WRITE SRAM                   NORMAL
8
#echo -n -e '\x83\xA5\x00\x00\x00\x38\x41\xAA'  > /dev/ttyS0
9
##                      SETUP SRAM           SRAM SRAM OUTSEL
10
#echo -n -e '\x61\x4C\x12\x34\x56\xA5\xA5\x33'  > /dev/ttyS0
11
##                      SETUP SRAM          SRAM SRAM OUTSEL
12
#echo -n -e '\x61\xA5\x12\x34\x56\x00\x00\x33'  > /dev/ttyS0
13
##                   SRAM
14
#echo -n -e '\x94\xA5\x00\x00\x00\x00\x00\xAA'  > /dev/ttyS0
15
##           READ SRAM                    NORMAL
16
#echo -n -e '\x94\xA5\x00\x00\x00\x00\x00\xAA'  > /dev/ttyS0
17
#
18
#                   SDRSEL
19
#echo -n -e '\x61\x1F\x12\x34\x56\x00\x00\x33'  > /dev/ttyS0
20
##                      SETUP SDRAM               OUTSEL
21
#echo -n -e '\x61\xB4\x12\x34\x56\x00\x00\x33'  > /dev/ttyS0
22
##                      WRITE SDRAM               NORMAL
23
#echo -n -e '\x83\xB4\x00\x00\x21\x45\x39\xAA'  > /dev/ttyS0
24
##                      SETUP SET_REG           SRAM SRAM OUTSEL
25
#echo -n -e '\x61\x4C\x12\x34\x56\xB4\xB4\x33'  > /dev/ttyS0
26
##                      SETUP SDRAM          SDRAM OUTSEL
27
#echo -n -e '\x61\xB4\x12\x34\x56\x00\x00\x33'  > /dev/ttyS0
28
##           READ  SDRAM
29
#echo -n -e '\x94\xB4\x00\x00\x21\x00\x00\xAA'  > /dev/ttyS0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.