| 1 |
6 |
sumanta.ch |
set SYNTH_SRC "synth_src"
|
| 2 |
|
|
set_project_params -directory ./
|
| 3 |
|
|
set_project_params -results myboard.txt
|
| 4 |
7 |
sumanta.ch |
set_project_params -sources "${SYNTH_SRC}/connect6.cpp ${SYNTH_SRC}/connect6_synth.cpp ${SYNTH_SRC}/main.cpp ${SYNTH_SRC}/q.cpp ${SYNTH_SRC}/state.cpp ${SYNTH_SRC}/threats.cpp ${SYNTH_SRC}/util.cpp"
|
| 5 |
|
|
set_project_params -headers "${SYNTH_SRC}/connect6.h ${SYNTH_SRC}/connect6_synth.h ${SYNTH_SRC}/q.hpp ${SYNTH_SRC}/shared.h ${SYNTH_SRC}/threats.h ${SYNTH_SRC}/util.h"
|
| 6 |
6 |
sumanta.ch |
|
| 7 |
|
|
if [file exists imp_threat_flat] { delete_implementation imp_threat_flat }
|
| 8 |
|
|
create_implementation imp_threat_flat
|
| 9 |
|
|
|
| 10 |
|
|
set_implementation_params -systemc_source no
|
| 11 |
|
|
set_implementation_params -memory_return_path_external_delay 0%
|
| 12 |
|
|
set_implementation_params -memory_forward_path_external_delay 0%
|
| 13 |
|
|
set_implementation_params -instream_forward_path_external_delay 0%
|
| 14 |
|
|
#set_implementation_params -import_tcab "imp_line"
|
| 15 |
|
|
#imp_line"
|
| 16 |
|
|
set_implementation_params -sccompiler_args "-DDONT_VERIFY_PPAID"
|
| 17 |
|
|
set_implementation_params -outstream_return_path_external_delay 0%
|
| 18 |
|
|
set_implementation_params -appfiles "${SYNTH_SRC}/state.cpp ${SYNTH_SRC}/threats.cpp"
|
| 19 |
|
|
set_implementation_params -proc ai_threats
|
| 20 |
|
|
set_implementation_params -memory_forward_boundary_register infer
|
| 21 |
7 |
sumanta.ch |
set_implementation_params -cppcompiler_args "-g -DPICO_SYNTH -fpermissive"
|
| 22 |
6 |
sumanta.ch |
set_implementation_params -techlib altera-cyclone3
|
| 23 |
|
|
set_implementation_params -memory_return_boundary_register infer
|
| 24 |
|
|
set_implementation_params -cexec_args "-port /dev/ttyS0 -player L"
|
| 25 |
|
|
set_implementation_params -host_memory_access never
|
| 26 |
|
|
set_implementation_params -device ep3c25-ea144-7
|
| 27 |
|
|
set_implementation_params -force_independent_stalldomain_tcab yes
|
| 28 |
|
|
set_implementation_params -init_data_registers yes
|
| 29 |
|
|
set_implementation_params -outstream_forward_path_external_delay 0%
|
| 30 |
|
|
set_implementation_params -build_tcab yes
|
| 31 |
|
|
set_implementation_params -reset_data_registers yes
|
| 32 |
|
|
set_implementation_params -instream_return_path_external_delay 0%
|
| 33 |
|
|
set_implementation_params -clock_freq 100
|
| 34 |
|
|
set_implementation_params -allow_latency_violation no
|
| 35 |
|
|
#set_implementation_params -user_supplied_fpga_memory_read_write_ports separate
|
| 36 |
|
|
#set_implementation_params -internal_blockram_memory_read_write_ports separate
|
| 37 |
|
|
|
| 38 |
|
|
|
| 39 |
|
|
|
| 40 |
|
|
|
| 41 |
|
|
csim -golden -cexec_args "-port /dev/ttyS0 -player L"
|
| 42 |
|
|
preprocess
|
| 43 |
|
|
csim -preprocess -cexec_args "-port /dev/ttyS0 -player L"
|
| 44 |
|
|
schedule
|
| 45 |
|
|
csim -schedule -cexec_args "-port /dev/ttyS0 -player L"
|
| 46 |
|
|
synthesize
|
| 47 |
|
|
#csim -synthesize -dump_memory_access_trace
|
| 48 |
|
|
#csim -synthesize with -dump_memory_access_trace -sim_after_synth_phase 5
|
| 49 |
|
|
create_rtl_package
|
| 50 |
|
|
#csim -synthesize
|
| 51 |
|
|
|
| 52 |
|
|
#set_implementation_params -simulator modelsim
|
| 53 |
|
|
#vlogsim -offline -dotasks 1-30
|
