OpenCores
URL https://opencores.org/ocsvn/core_arm/core_arm/trunk

Subversion Repositories core_arm

[/] [core_arm/] [trunk/] [config.h] - Blame information for rev 4

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 tarookumic 
/*
2 
 * Automatically generated C config: don't edit
3 
 */
4 
#define AUTOCONF_INCLUDED
5 
/*
6 
 * Synthesis
7 
 */
8 
#undef  CONFIG_SYN_GENERIC
9 
#undef  CONFIG_SYN_ATC35
10 
#undef  CONFIG_SYN_ATC25
11 
#undef  CONFIG_SYN_ATC18
12 
#undef  CONFIG_SYN_FS90
13 
#undef  CONFIG_SYN_UMC018
14 
#undef  CONFIG_SYN_TSMC025
15 
#undef  CONFIG_SYN_PROASIC
16 
#undef  CONFIG_SYN_AXCEL
17 
#undef  CONFIG_SYN_VIRTEX
18 
#define CONFIG_SYN_VIRTEX2 1
19 
#undef  CONFIG_SYN_INFER_RAM
20 
#undef  CONFIG_SYN_INFER_REGF
21 
#undef  CONFIG_SYN_INFER_ROM
22 
#undef  CONFIG_SYN_INFER_PCI_PADS
23 
#undef  CONFIG_SYN_INFER_MULT
24 
#undef  CONFIG_SYN_RFTYPE
25 
#undef  CONFIG_SYN_TRACE_DPRAM
26 
/*
27 
 * ------------------ Xilinx Clock generation ------------------
28 
 */
29 
/*
30 
 * Clock generation
31 
 */
32 
#undef  CONFIG_CLK_VIRTEX
33 
#undef  CONFIG_CLK_VIRTEX2
34 
#undef  CONFIG_PCI_DLL
35 
#undef  CONFIG_PCI_SYSCLK
36 
/*
37 
 * Target Architecture
38 
 */
39 
#define CONFIG_TARGET_ARM 1
40 
#undef  CONFIG_TARGET_SPARC
41 
#undef  CONFIG_TARGET_M68K
42 
/*
43 
 * Target ARM
44 
 */
45 
/*
46 
 * Integer unit
47 
 */
48 
/*
49 
 * Cache system
50 
 */
51 
/*
52 
 * Instruction cache
53 
 */
54 
#define CONFIG_ICACHE_ASSO1 1
55 
#undef  CONFIG_ICACHE_ASSO2
56 
#undef  CONFIG_ICACHE_ASSO3
57 
#undef  CONFIG_ICACHE_ASSO4
58 
#define CONFIG_ICACHE_SZ1 1
59 
#undef  CONFIG_ICACHE_SZ2
60 
#undef  CONFIG_ICACHE_SZ4
61 
#undef  CONFIG_ICACHE_SZ8
62 
#undef  CONFIG_ICACHE_SZ16
63 
#undef  CONFIG_ICACHE_SZ32
64 
#undef  CONFIG_ICACHE_SZ64
65 
#define CONFIG_ICACHE_LZ4 1
66 
#undef  CONFIG_ICACHE_LZ8
67 
#undef  CONFIG_GENICACHE_LOCK
68 
/*
69 
 * Data cache
70 
 */
71 
#undef  CONFIG_DCACHE_WRITEBACK
72 
#define CONFIG_DCACHE_WRITETHROUGH 1
73 
#define CONFIG_DCACHE_ASSO1 1
74 
#undef  CONFIG_DCACHE_ASSO2
75 
#undef  CONFIG_DCACHE_ASSO3
76 
#undef  CONFIG_DCACHE_ASSO4
77 
#define CONFIG_DCACHE_SZ1 1
78 
#undef  CONFIG_DCACHE_SZ2
79 
#undef  CONFIG_DCACHE_SZ4
80 
#undef  CONFIG_DCACHE_SZ8
81 
#undef  CONFIG_DCACHE_SZ16
82 
#undef  CONFIG_DCACHE_SZ32
83 
#undef  CONFIG_DCACHE_SZ64
84 
#define CONFIG_DCACHE_LZ4 1
85 
#undef  CONFIG_DCACHE_LZ8
86 
#undef  CONFIG_GENDCACHE_LOCK
87 
#undef  CONFIG_DCACHE_WB_SZ1
88 
#define CONFIG_DCACHE_WB_SZ2 1
89 
#undef  CONFIG_DCACHE_WB_SZ4
90 
#undef  CONFIG_DCACHE_WB_SZ8
91 
#undef  CONFIG_DCACHE_WB_SZ16
92 
/*
93 
 * Amba bus
94 
 */
95 
#define CONFIG_AHB_DEFMST (0)
96 
#undef  CONFIG_AHB_SPLIT
97 
#undef  CONFIG_PERI_AHBSTAT
98 
/*
99 
 * Peripherals
100 
 */
101 
/*
102 
 * Memory
103 
 */
104 
/*
105 
 *  Memory controller
106 
 */
107 
#define CONFIG_MCTRL_8BIT 1
108 
#define CONFIG_MCTRL_16BIT 1
109 
#define CONFIG_PERI_WPROT 1
110 
#define CONFIG_MCTRL_WFB 1
111 
#define CONFIG_MCTRL_5CS 1
112 
#define CONFIG_MCTRL_SDRAM 1
113 
#define CONFIG_MCTRL_SDRAM_INVCLK 1
114 
/*
115 
 *  On chip ram
116 
 */
117 
#undef  CONFIG_AHBRAM_ENABLE
118 
/*
119 
 * Serial
120 
 */
121 
/*
122 
 * VHDL Debugging
123 
 */
124 
#undef  CONFIG_DEBUG_UART
125 
/*
126 
 * ARM debugging
127 
 */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.