OpenCores
URL https://opencores.org/ocsvn/de1_olpcl2294_system/de1_olpcl2294_system/trunk

Subversion Repositories de1_olpcl2294_system

[/] [de1_olpcl2294_system/] [trunk/] [sw/] [ecos/] [openocd/] [lpc2294.cfg] - Blame information for rev 2

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 qaztronic
 
2
#daemon configuration
3
telnet_port 4444
4
gdb_port 3333
5
 
6
 
7
#interface
8
interface ft2232
9
ft2232_device_desc "Olimex OpenOCD JTAG A"
10
ft2232_layout "olimex-jtag"
11
ft2232_vid_pid 0x15BA 0x0003
12
jtag_khz 1000
13
 
14
if { [info exists CHIPNAME] } {
15
   set  _CHIPNAME $CHIPNAME
16
} else {
17
   set  _CHIPNAME lpc2294
18
}
19
 
20
if { [info exists ENDIAN] } {
21
   set  _ENDIAN $ENDIAN
22
} else {
23
   set  _ENDIAN little
24
}
25
 
26
if { [info exists CPUTAPID ] } {
27
   set _CPUTAPID $CPUTAPID
28
} else {
29
  # force an error till we get a good number
30
   set _CPUTAPID 0xffffffff
31
}
32
 
33
 
34
#use combined on interfaces or targets that can't set TRST/SRST separately
35
jtag_nsrst_delay 25
36
jtag_ntrst_delay 25
37
 
38
reset_config trst_and_srst separate
39
# reset_config trst_only
40
 
41
 
42
#jtag scan chain
43
# jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
44
jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id 0x4f1f0f0f
45
 
46
set _TARGETNAME [format "%s.cpu" $_CHIPNAME]
47
target create $_TARGETNAME arm7tdmi -endian $_ENDIAN -chain-position $_TARGETNAME -variant arm7tdmi-s_r4
48
$_TARGETNAME configure -work-area-virt 0 -work-area-phys 0x40000000 -work-area-size 0x4000 -work-area-backup 0
49
 
50
#flash configuration
51
#flash bank lpc2000   0 0  
52
flash bank lpc2000 0x0 0x40000 0 0 0 lpc2000_v1 14765 calc_checksum
53
 
54
# flash bank cfi 0x81000000 0x100000 2 2 0
55
 
56
 
57
# For more information about the configuration files, take a look at:
58
# openocd.texi
59
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.