URL https://opencores.org/ocsvn/edge/edge/trunk

Subversion Repositories edge

[/] [edge/] [trunk/] [HW/] [Boards/] [Atlys/] [edge_atlys_constraints.ucf] - Blame information for rev 2

Details | Compare with Previous | View Log


NET "LED<0>" LOC = U18;
NET "LED<2>" LOC = N14;
NET "LED<1>" LOC = M14;
NET "LED<3>" LOC = L14;
NET "LED<4>" LOC = M13;
NET "LED<5>" LOC = D4;
NET "LED<6>" LOC = P16;
NET "LED<7>" LOC = N12;
 
NET "CLK" LOC = L15;
#NET "CLK" CLOCK_DEDICATED_ROUTE = FALSE;
#NET "RESET" CLOCK_DEDICATED_ROUTE = FALSE;
 
# Reset #
NET "RESET" LOC="F5";
 
# USB UART Connector
NET "UART_TXD" LOC = "B16"; # Bank = 0, Pin name = IO_L66P_SCP1, Sch name = USBB-TXD;

Line No.	Rev	Author	Line
1	2	heshamelma	`NET "LED<0>" LOC = U18;`
2			`NET "LED<2>" LOC = N14;`
3			`NET "LED<1>" LOC = M14;`
4			`NET "LED<3>" LOC = L14;`
5			`NET "LED<4>" LOC = M13;`
6			`NET "LED<5>" LOC = D4;`
7			`NET "LED<6>" LOC = P16;`
8			`NET "LED<7>" LOC = N12;`
9
10			`NET "CLK" LOC = L15;`
11			`#NET "CLK" CLOCK_DEDICATED_ROUTE = FALSE;`
12			`#NET "RESET" CLOCK_DEDICATED_ROUTE = FALSE;`
13
14			`# Reset #`
15			`NET "RESET" LOC="F5";`
16
17			`# USB UART Connector`
18			`NET "UART_TXD" LOC = "B16"; # Bank = 0, Pin name = IO_L66P_SCP1, Sch name = USBB-TXD;`

Browse

Tools

Subversion Repositories edge

[/] [edge/] [trunk/] [HW/] [Boards/] [Atlys/] [edge_atlys_constraints.ucf] - Blame information for rev 2