OpenCores
URL https://opencores.org/ocsvn/encore/encore/trunk

Subversion Repositories encore

[/] [encore/] [trunk/] [fpmult/] [src/] [sp.vhd] - Blame information for rev 4

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 4 aloy.amber
-- megafunction wizard: %In-System Sources and Probes%
2
-- GENERATION: STANDARD
3
-- VERSION: WM1.0
4
-- MODULE: altsource_probe 
5
 
6
-- ============================================================
7
-- File Name: sp.vhd
8
-- Megafunction Name(s):
9
--                      altsource_probe
10
--
11
-- Simulation Library Files(s):
12
--                      altera_mf
13
-- ============================================================
14
-- ************************************************************
15
-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
16
--
17
-- 10.1 Build 153 11/29/2010 SJ Web Edition
18
-- ************************************************************
19
 
20
 
21
--Copyright (C) 1991-2010 Altera Corporation
22
--Your use of Altera Corporation's design tools, logic functions 
23
--and other software and tools, and its AMPP partner logic 
24
--functions, and any output files from any of the foregoing 
25
--(including device programming or simulation files), and any 
26
--associated documentation or information are expressly subject 
27
--to the terms and conditions of the Altera Program License 
28
--Subscription Agreement, Altera MegaCore Function License 
29
--Agreement, or other applicable license agreement, including, 
30
--without limitation, that your use is for the sole purpose of 
31
--programming logic devices manufactured by Altera and sold by 
32
--Altera or its authorized distributors.  Please refer to the 
33
--applicable agreement for further details.
34
 
35
 
36
LIBRARY ieee;
37
USE ieee.std_logic_1164.all;
38
 
39
LIBRARY altera_mf;
40
USE altera_mf.all;
41
 
42
ENTITY sp IS
43
        PORT
44
        (
45
                probe           : IN STD_LOGIC_VECTOR (510 DOWNTO 0);
46
                source          : OUT STD_LOGIC_VECTOR (127 DOWNTO 0)
47
        );
48
END sp;
49
 
50
 
51
ARCHITECTURE SYN OF sp IS
52
 
53
        SIGNAL sub_wire0        : STD_LOGIC_VECTOR (127 DOWNTO 0);
54
 
55
 
56
 
57
        COMPONENT altsource_probe
58
        GENERIC (
59
                enable_metastability            : STRING;
60
                instance_id             : STRING;
61
                probe_width             : NATURAL;
62
                sld_auto_instance_index         : STRING;
63
                sld_instance_index              : NATURAL;
64
                source_initial_value            : STRING;
65
                source_width            : NATURAL;
66
                lpm_type                : STRING
67
        );
68
        PORT (
69
                        probe   : IN STD_LOGIC_VECTOR (510 DOWNTO 0);
70
                        source  : OUT STD_LOGIC_VECTOR (127 DOWNTO 0)
71
        );
72
        END COMPONENT;
73
 
74
BEGIN
75
        source    <= sub_wire0(127 DOWNTO 0);
76
 
77
        altsource_probe_component : altsource_probe
78
        GENERIC MAP (
79
                enable_metastability => "NO",
80
                instance_id => "SP",
81
                probe_width => 511,
82
                sld_auto_instance_index => "YES",
83
                sld_instance_index => 0,
84
                source_initial_value => " 0",
85
                source_width => 128,
86
                lpm_type => "altsource_probe"
87
        )
88
        PORT MAP (
89
                probe => probe,
90
                source => sub_wire0
91
        );
92
 
93
 
94
 
95
END SYN;
96
 
97
-- ============================================================
98
-- CNX file retrieval info
99
-- ============================================================
100
-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone II"
101
-- Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
102
-- Retrieval info: CONSTANT: ENABLE_METASTABILITY STRING "NO"
103
-- Retrieval info: CONSTANT: INSTANCE_ID STRING "SP"
104
-- Retrieval info: CONSTANT: PROBE_WIDTH NUMERIC "511"
105
-- Retrieval info: CONSTANT: SLD_AUTO_INSTANCE_INDEX STRING "YES"
106
-- Retrieval info: CONSTANT: SLD_INSTANCE_INDEX NUMERIC "0"
107
-- Retrieval info: CONSTANT: SOURCE_INITIAL_VALUE STRING " 0"
108
-- Retrieval info: CONSTANT: SOURCE_WIDTH NUMERIC "128"
109
-- Retrieval info: USED_PORT: probe 0 0 511 0 INPUT NODEFVAL "probe[510..0]"
110
-- Retrieval info: USED_PORT: source 0 0 128 0 OUTPUT NODEFVAL "source[127..0]"
111
-- Retrieval info: CONNECT: @probe 0 0 511 0 probe 0 0 511 0
112
-- Retrieval info: CONNECT: source 0 0 128 0 @source 0 0 128 0
113
-- Retrieval info: GEN_FILE: TYPE_NORMAL sp.vhd TRUE
114
-- Retrieval info: GEN_FILE: TYPE_NORMAL sp.inc FALSE
115
-- Retrieval info: GEN_FILE: TYPE_NORMAL sp.cmp TRUE
116
-- Retrieval info: GEN_FILE: TYPE_NORMAL sp.bsf TRUE
117
-- Retrieval info: GEN_FILE: TYPE_NORMAL sp_inst.vhd FALSE
118
-- Retrieval info: LIB_FILE: altera_mf

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.