OpenCores
URL https://opencores.org/ocsvn/esoc/esoc/trunk

Subversion Repositories esoc

[/] [esoc/] [trunk/] [Sources/] [altera/] [esoc_fifo_nkx32/] [esoc_fifo_256x32.cmp] - Blame information for rev 42

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 42 lmaarsen
--Copyright (C) 1991-2008 Altera Corporation
2
--Your use of Altera Corporation's design tools, logic functions
3
--and other software and tools, and its AMPP partner logic
4
--functions, and any output files from any of the foregoing
5
--(including device programming or simulation files), and any
6
--associated documentation or information are expressly subject
7
--to the terms and conditions of the Altera Program License
8
--Subscription Agreement, Altera MegaCore Function License
9
--Agreement, or other applicable license agreement, including,
10
--without limitation, that your use is for the sole purpose of
11
--programming logic devices manufactured by Altera and sold by
12
--Altera or its authorized distributors.  Please refer to the
13
--applicable agreement for further details.
14
 
15
 
16
component esoc_fifo_256x32
17
        PORT
18
        (
19
                aclr            : IN STD_LOGIC  := '0';
20
                data            : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
21
                rdclk           : IN STD_LOGIC ;
22
                rdreq           : IN STD_LOGIC ;
23
                wrclk           : IN STD_LOGIC ;
24
                wrreq           : IN STD_LOGIC ;
25
                q               : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
26
                rdempty         : OUT STD_LOGIC ;
27
                rdusedw         : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
28
                wrfull          : OUT STD_LOGIC ;
29
                wrusedw         : OUT STD_LOGIC_VECTOR (7 DOWNTO 0)
30
        );
31
end component;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.