OpenCores
URL https://opencores.org/ocsvn/esoc/esoc/trunk

Subversion Repositories esoc

[/] [esoc/] [trunk/] [Sources/] [altera/] [esoc_port_mac/] [esoc_port_mac_bb.v] - Blame information for rev 42

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 42 lmaarsen
// Generated by Triple Speed Ethernet 8.1 [Altera, IP Toolbench 1.3.0 Build 163]
2
// ************************************************************
3
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
4
// ************************************************************
5
// Copyright (C) 1991-2012 Altera Corporation
6
// Any megafunction design, and related net list (encrypted or decrypted),
7
// support information, device programming or simulation file, and any other
8
// associated documentation or information provided by Altera or a partner
9
// under Altera's Megafunction Partnership Program may be used only to
10
// program PLD devices (but not masked PLD devices) from Altera.  Any other
11
// use of such megafunction design, net list, support information, device
12
// programming or simulation file, or any other related documentation or
13
// information is prohibited for any other purpose, including, but not
14
// limited to modification, reverse engineering, de-compiling, or use with
15
// any other silicon devices, unless such use is explicitly licensed under
16
// a separate agreement with Altera or a megafunction partner.  Title to
17
// the intellectual property, including patents, copyrights, trademarks,
18
// trade secrets, or maskworks, embodied in any such megafunction design,
19
// net list, support information, device programming or simulation file, or
20
// any other related documentation or information provided by Altera or a
21
// megafunction partner, remains with Altera, the megafunction partner, or
22
// their respective licensors.  No other licenses, including any licenses
23
// needed under any third party's intellectual property, are provided herein.
24
 
25
module esoc_port_mac (
26
        ff_tx_crc_fwd,
27
        ff_tx_data,
28
        ff_tx_eop,
29
        ff_tx_err,
30
        ff_tx_mod,
31
        ff_tx_sop,
32
        ff_tx_wren,
33
        ff_tx_clk,
34
        ff_rx_rdy,
35
        ff_rx_clk,
36
        address,
37
        read,
38
        writedata,
39
        write,
40
        clk,
41
        reset,
42
        rgmii_in,
43
        rx_control,
44
        tx_clk,
45
        rx_clk,
46
        set_10,
47
        set_1000,
48
        xon_gen,
49
        xoff_gen,
50
        magic_sleep_n,
51
        mdio_in,
52
        ff_tx_rdy,
53
        ff_rx_data,
54
        ff_rx_dval,
55
        ff_rx_eop,
56
        ff_rx_mod,
57
        ff_rx_sop,
58
        rx_err,
59
        rx_err_stat,
60
        rx_frm_type,
61
        ff_rx_dsav,
62
        readdata,
63
        waitrequest,
64
        rgmii_out,
65
        tx_control,
66
        ena_10,
67
        eth_mode,
68
        ff_tx_septy,
69
        tx_ff_uflow,
70
        ff_rx_a_full,
71
        ff_rx_a_empty,
72
        ff_tx_a_full,
73
        ff_tx_a_empty,
74
        magic_wakeup,
75
        mdio_out,
76
        mdio_oen,
77
        mdc);
78
 
79
        input           ff_tx_crc_fwd;
80
        input   [31:0]   ff_tx_data;
81
        input           ff_tx_eop;
82
        input           ff_tx_err;
83
        input   [1:0]    ff_tx_mod;
84
        input           ff_tx_sop;
85
        input           ff_tx_wren;
86
        input           ff_tx_clk;
87
        input           ff_rx_rdy;
88
        input           ff_rx_clk;
89
        input   [7:0]    address;
90
        input           read;
91
        input   [31:0]   writedata;
92
        input           write;
93
        input           clk;
94
        input           reset;
95
        input   [3:0]    rgmii_in;
96
        input           rx_control;
97
        input           tx_clk;
98
        input           rx_clk;
99
        input           set_10;
100
        input           set_1000;
101
        input           xon_gen;
102
        input           xoff_gen;
103
        input           magic_sleep_n;
104
        input           mdio_in;
105
        output          ff_tx_rdy;
106
        output  [31:0]   ff_rx_data;
107
        output          ff_rx_dval;
108
        output          ff_rx_eop;
109
        output  [1:0]    ff_rx_mod;
110
        output          ff_rx_sop;
111
        output  [5:0]    rx_err;
112
        output  [17:0]   rx_err_stat;
113
        output  [3:0]    rx_frm_type;
114
        output          ff_rx_dsav;
115
        output  [31:0]   readdata;
116
        output          waitrequest;
117
        output  [3:0]    rgmii_out;
118
        output          tx_control;
119
        output          ena_10;
120
        output          eth_mode;
121
        output          ff_tx_septy;
122
        output          tx_ff_uflow;
123
        output          ff_rx_a_full;
124
        output          ff_rx_a_empty;
125
        output          ff_tx_a_full;
126
        output          ff_tx_a_empty;
127
        output          magic_wakeup;
128
        output          mdio_out;
129
        output          mdio_oen;
130
        output          mdc;
131
endmodule

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.