OpenCores
URL https://opencores.org/ocsvn/esoc/esoc/trunk

Subversion Repositories esoc

[/] [esoc/] [trunk/] [Sources/] [altera/] [esoc_ram_nkx1/] [esoc_ram_4kx1.cmp] - Blame information for rev 42

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 42 lmaarsen
--Copyright (C) 1991-2011 Altera Corporation
2
--Your use of Altera Corporation's design tools, logic functions
3
--and other software and tools, and its AMPP partner logic
4
--functions, and any output files from any of the foregoing
5
--(including device programming or simulation files), and any
6
--associated documentation or information are expressly subject
7
--to the terms and conditions of the Altera Program License
8
--Subscription Agreement, Altera MegaCore Function License
9
--Agreement, or other applicable license agreement, including,
10
--without limitation, that your use is for the sole purpose of
11
--programming logic devices manufactured by Altera and sold by
12
--Altera or its authorized distributors.  Please refer to the
13
--applicable agreement for further details.
14
 
15
 
16
component esoc_ram_4kx1
17
        PORT
18
        (
19
                address_a               : IN STD_LOGIC_VECTOR (11 DOWNTO 0);
20
                address_b               : IN STD_LOGIC_VECTOR (11 DOWNTO 0);
21
                clock_a         : IN STD_LOGIC  := '1';
22
                clock_b         : IN STD_LOGIC ;
23
                data_a          : IN STD_LOGIC_VECTOR (0 DOWNTO 0);
24
                data_b          : IN STD_LOGIC_VECTOR (0 DOWNTO 0);
25
                rden_a          : IN STD_LOGIC  := '1';
26
                rden_b          : IN STD_LOGIC  := '1';
27
                wren_a          : IN STD_LOGIC  := '0';
28
                wren_b          : IN STD_LOGIC  := '0';
29
                q_a             : OUT STD_LOGIC_VECTOR (0 DOWNTO 0);
30
                q_b             : OUT STD_LOGIC_VECTOR (0 DOWNTO 0)
31
        );
32
end component;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.