OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [sim/] [rtl_sim/] [modelsim_sim/] [bin/] [eth_wave.do] - Blame information for rev 364

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 224 tadejm
onerror {resume}
2
quietly WaveActivateNextPane {} 0
3
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/wb_clk
4
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/wb_rst
5
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/wb_int
6
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/mtx_clk
7
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/mrx_clk
8
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/MTxD
9
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/MTxEn
10
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/MTxErr
11
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/MRxD
12
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/MRxDV
13
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/MRxErr
14
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/MColl
15
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/MCrs
16
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/Mdi_I
17
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/Mdo_O
18
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/Mdo_OE
19
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/Mdio_IO
20
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/Mdc_O
21
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_sl_wb_adr
22
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_sl_wb_adr_i
23
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_sl_wb_dat_o
24
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_sl_wb_dat_i
25
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_sl_wb_sel_i
26
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_sl_wb_we_i
27
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_sl_wb_cyc_i
28
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_sl_wb_stb_i
29
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_sl_wb_ack_o
30
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_sl_wb_err_o
31
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_ma_wb_adr_o
32
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_ma_wb_dat_i
33
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_ma_wb_dat_o
34
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_ma_wb_sel_o
35
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_ma_wb_we_o
36
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_ma_wb_cyc_o
37
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_ma_wb_stb_o
38
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_ma_wb_ack_i
39
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_ma_wb_err_i
40
add wave -noupdate -format Logic -radix ascii /tb_ethernet/test_name
41
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/wbm_init_waits
42
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/wbm_subseq_waits
43
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/wbs_waits
44
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/wbs_retries
45
 
46 364 olof
add wave -noupdate -format Logic -radix hex /tb_ethernet/ethmac/wishbone/*
47 224 tadejm
add wave -noupdate -format Logic -radix decimal /tb_ethernet/test_mac_full_duplex_receive/i_length
48
add wave -noupdate -format Logic -radix decimal /tb_ethernet/test_mac_full_duplex_receive/num_of_bd
49
add wave -noupdate -format Logic -radix decimal /tb_ethernet/test_mac_full_duplex_transmit/max_tmp
50
add wave -noupdate -format Logic -radix decimal /tb_ethernet/test_mac_full_duplex_transmit/min_tmp
51
add wave -noupdate -format Logic -radix decimal /tb_ethernet/test_mac_full_duplex_transmit/i_length
52
add wave -noupdate -format Logic -radix decimal /tb_ethernet/test_mac_full_duplex_transmit/num_of_frames
53
add wave -noupdate -format Logic -radix decimal /tb_ethernet/test_mac_full_duplex_transmit/num_of_bd
54
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/wb_slave/calc_ack
55
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/wb_slave/a_e_r_resp
56
add wave -noupdate -format Logic -radix decimal /tb_ethernet/test_mac_full_duplex_transmit/frame_ended
57
 
58
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/m_rst_n_i
59
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/mtx_clk_o
60
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/mtxd_i
61
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/mtxen_i
62
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/mtxerr_i
63
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/mrx_clk_o
64
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/mrxd_o
65
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/mrxdv_o
66
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/mrxerr_o
67
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/mcoll_o
68
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/mcrs_o
69
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/mdc_i
70
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/md_io
71
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/phy_log
72
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/control_bit15
73
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/control_bit14_10
74
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/control_bit9
75
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/control_bit8_0
76
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/status_bit15_9
77
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/status_bit8
78
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/status_bit7
79
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/status_bit6_0
80
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/phy_id1
81
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/phy_id2
82
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/rx_link_down_halfperiod
83
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/eth_speed
84
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/respond_to_all_phy_addr
85
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/no_preamble
86
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/md_transfer_cnt
87
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/md_transfer_cnt_reset
88
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/md_io_reg
89
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/md_io_output
90
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/md_io_rd_wr
91
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/md_io_enable
92
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/phy_address
93
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/reg_address
94
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/md_get_phy_address
95
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/md_get_reg_address
96
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/reg_data_in
97
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/md_get_reg_data_in
98
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/md_put_reg_data_in
99
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/reg_data_out
100
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/md_put_reg_data_out
101
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/register_bus_in
102
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/register_bus_out
103
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/registers_addr_data_test_operation
104
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/self_clear_d0
105
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/self_clear_d1
106
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/self_clear_d2
107
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/self_clear_d3
108
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/mcrs_rx
109
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/mcrs_tx
110
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/mtxen_d
111
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/task_mcoll
112
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/task_mcrs
113
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/task_mcrs_lost
114
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/no_collision_in_half_duplex
115
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/collision_in_full_duplex
116
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/no_carrier_sense_in_tx_half_duplex
117
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/no_carrier_sense_in_rx_half_duplex
118
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/carrier_sense_in_tx_full_duplex
119
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/no_carrier_sense_in_rx_full_duplex
120
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/real_carrier_sense
121
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/tx_mem_addr_in
122
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/tx_mem_data_in
123
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/tx_cnt
124
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/tx_preamble_ok
125
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/tx_sfd_ok
126
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/tx_byte_aligned_ok
127
add wave -noupdate -format Logic -radix hexadecimal /tb_ethernet/eth_phy/tx_len
128
TreeUpdate [SetDefaultTree]
129
WaveRestoreCursors {476613 ns}
130
WaveRestoreZoom {476105 ns} {478586 ns}
131
configure wave -namecolwidth 280
132
configure wave -valuecolwidth 68
133
configure wave -justifyvalue left
134
configure wave -signalnamewidth 0
135
configure wave -snapdistance 10
136
configure wave -datasetprefix 0
137
configure wave -rowmargin 4
138
configure wave -childrowmargin 2

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.