1 |
4 |
azmathmoos |
Running: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Azmath/Documents/M Tech Project/FC2/tb_Test_Bed_isim_beh.exe -prj C:/Users/Azmath/Documents/M Tech Project/FC2/tb_Test_Bed_beh.prj work.tb_Test_Bed work.glbl
|
2 |
|
|
ISim P.58f (signature 0x7708f090)
|
3 |
|
|
Number of CPUs detected in this system: 4
|
4 |
|
|
Turning on mult-threading, number of parallel sub-compilation jobs: 8
|
5 |
|
|
Determining compilation order of HDL files
|
6 |
|
|
Analyzing Verilog file "C:/Users/Azmath/Documents/M Tech Project/FC2/Shifter.v" into library work
|
7 |
|
|
Analyzing Verilog file "C:/Users/Azmath/Documents/M Tech Project/FC2/int_ALU.v" into library work
|
8 |
|
|
WARNING:HDLCompiler:327 - "C:/Users/Azmath/Documents/M Tech Project/FC2/int_ALU.v" Line 25: Concatenation with unsized literal; will interpret as 32 bits
|
9 |
|
|
Analyzing Verilog file "C:/Users/Azmath/Documents/M Tech Project/FC2/WB_Stage.v" into library work
|
10 |
|
|
Analyzing Verilog file "C:/Users/Azmath/Documents/M Tech Project/FC2/uOP_Store.v" into library work
|
11 |
|
|
Analyzing Verilog file "C:/Users/Azmath/Documents/M Tech Project/FC2/Staller.v" into library work
|
12 |
|
|
WARNING:HDLCompiler:327 - "C:/Users/Azmath/Documents/M Tech Project/FC2/Staller.v" Line 29: Concatenation with unsized literal; will interpret as 32 bits
|
13 |
|
|
Analyzing Verilog file "C:/Users/Azmath/Documents/M Tech Project/FC2/Reg_Hist.v" into library work
|
14 |
|
|
Analyzing Verilog file "C:/Users/Azmath/Documents/M Tech Project/FC2/Reg_File.v" into library work
|
15 |
|
|
Analyzing Verilog file "C:/Users/Azmath/Documents/M Tech Project/FC2/P_Reg.v" into library work
|
16 |
|
|
Analyzing Verilog file "C:/Users/Azmath/Documents/M Tech Project/FC2/MEM_Stage.v" into library work
|
17 |
|
|
Analyzing Verilog file "C:/Users/Azmath/Documents/M Tech Project/FC2/interrupt_unit.v" into library work
|
18 |
|
|
Analyzing Verilog file "C:/Users/Azmath/Documents/M Tech Project/FC2/IF_Stage.v" into library work
|
19 |
|
|
Analyzing Verilog file "C:/Users/Azmath/Documents/M Tech Project/FC2/ID_Stage.v" into library work
|
20 |
|
|
Analyzing Verilog file "C:/Users/Azmath/Documents/M Tech Project/FC2/EX_Stage.v" into library work
|
21 |
|
|
Analyzing Verilog file "C:/Users/Azmath/Documents/M Tech Project/FC2/ioPort.v" into library work
|
22 |
|
|
Analyzing Verilog file "C:/Users/Azmath/Documents/M Tech Project/FC2/Inst_Mem.v" into library work
|
23 |
|
|
WARNING:HDLCompiler:568 - "C:/Users/Azmath/Documents/M Tech Project/FC2/Inst_Mem.v" Line 19: Constant value is truncated to fit in <6> bits.
|
24 |
|
|
WARNING:HDLCompiler:327 - "C:/Users/Azmath/Documents/M Tech Project/FC2/Inst_Mem.v" Line 15: Concatenation with unsized literal; will interpret as 32 bits
|
25 |
|
|
WARNING:HDLCompiler:327 - "C:/Users/Azmath/Documents/M Tech Project/FC2/Inst_Mem.v" Line 16: Concatenation with unsized literal; will interpret as 32 bits
|
26 |
|
|
WARNING:HDLCompiler:327 - "C:/Users/Azmath/Documents/M Tech Project/FC2/Inst_Mem.v" Line 17: Concatenation with unsized literal; will interpret as 32 bits
|
27 |
|
|
WARNING:HDLCompiler:327 - "C:/Users/Azmath/Documents/M Tech Project/FC2/Inst_Mem.v" Line 18: Concatenation with unsized literal; will interpret as 32 bits
|
28 |
|
|
WARNING:HDLCompiler:327 - "C:/Users/Azmath/Documents/M Tech Project/FC2/Inst_Mem.v" Line 19: Concatenation with unsized literal; will interpret as 32 bits
|
29 |
|
|
WARNING:HDLCompiler:327 - "C:/Users/Azmath/Documents/M Tech Project/FC2/Inst_Mem.v" Line 20: Concatenation with unsized literal; will interpret as 32 bits
|
30 |
|
|
WARNING:HDLCompiler:327 - "C:/Users/Azmath/Documents/M Tech Project/FC2/Inst_Mem.v" Line 22: Concatenation with unsized literal; will interpret as 32 bits
|
31 |
|
|
WARNING:HDLCompiler:327 - "C:/Users/Azmath/Documents/M Tech Project/FC2/Inst_Mem.v" Line 23: Concatenation with unsized literal; will interpret as 32 bits
|
32 |
|
|
WARNING:HDLCompiler:327 - "C:/Users/Azmath/Documents/M Tech Project/FC2/Inst_Mem.v" Line 26: Concatenation with unsized literal; will interpret as 32 bits
|
33 |
|
|
WARNING:HDLCompiler:327 - "C:/Users/Azmath/Documents/M Tech Project/FC2/Inst_Mem.v" Line 27: Concatenation with unsized literal; will interpret as 32 bits
|
34 |
|
|
WARNING:HDLCompiler:327 - "C:/Users/Azmath/Documents/M Tech Project/FC2/Inst_Mem.v" Line 28: Concatenation with unsized literal; will interpret as 32 bits
|
35 |
|
|
WARNING:HDLCompiler:327 - "C:/Users/Azmath/Documents/M Tech Project/FC2/Inst_Mem.v" Line 29: Concatenation with unsized literal; will interpret as 32 bits
|
36 |
|
|
WARNING:HDLCompiler:327 - "C:/Users/Azmath/Documents/M Tech Project/FC2/Inst_Mem.v" Line 30: Concatenation with unsized literal; will interpret as 32 bits
|
37 |
|
|
Analyzing Verilog file "C:/Users/Azmath/Documents/M Tech Project/FC2/FluidCore.v" into library work
|
38 |
|
|
Analyzing Verilog file "C:/Users/Azmath/Documents/M Tech Project/FC2/data_mem.v" into library work
|
39 |
|
|
Analyzing Verilog file "C:/Users/Azmath/Documents/M Tech Project/FC2/Test_Bed.v" into library work
|
40 |
|
|
Analyzing Verilog file "C:/Users/Azmath/Documents/M Tech Project/FC2/tb_Test_Bed.v" into library work
|
41 |
|
|
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/ISE//verilog/src/glbl.v" into library work
|
42 |
|
|
Starting static elaboration
|
43 |
|
|
WARNING:HDLCompiler:1016 - "C:/Users/Azmath/Documents/M Tech Project/FC2/tb_Test_Bed.v" Line 11: Port data is not connected to this instance
|
44 |
|
|
WARNING:HDLCompiler:1016 - "C:/Users/Azmath/Documents/M Tech Project/FC2/Test_Bed.v" Line 46: Port io_data is not connected to this instance
|
45 |
|
|
WARNING:HDLCompiler:1016 - "C:/Users/Azmath/Documents/M Tech Project/FC2/FluidCore.v" Line 89: Port exInstClk is not connected to this instance
|
46 |
|
|
WARNING:HDLCompiler:327 - "C:/Users/Azmath/Documents/M Tech Project/FC2/Staller.v" Line 29: Concatenation with unsized literal; will interpret as 32 bits
|
47 |
|
|
WARNING:HDLCompiler:189 - "C:/Users/Azmath/Documents/M Tech Project/FC2/FluidCore.v" Line 35: Size mismatch in connection of port . Formal port size is 1-bit while actual signal size is 32-bit.
|
48 |
|
|
WARNING:HDLCompiler:189 - "C:/Users/Azmath/Documents/M Tech Project/FC2/FluidCore.v" Line 111: Size mismatch in connection of port . Formal port size is 3-bit while actual signal size is 5-bit.
|
49 |
|
|
WARNING:HDLCompiler:189 - "C:/Users/Azmath/Documents/M Tech Project/FC2/FluidCore.v" Line 175: Size mismatch in connection of port . Formal port size is 13-bit while actual signal size is 32-bit.
|
50 |
|
|
WARNING:HDLCompiler:327 - "C:/Users/Azmath/Documents/M Tech Project/FC2/int_ALU.v" Line 25: Concatenation with unsized literal; will interpret as 32 bits
|
51 |
|
|
WARNING:HDLCompiler:189 - "C:/Users/Azmath/Documents/M Tech Project/FC2/FluidCore.v" Line 225: Size mismatch in connection of port . Formal port size is 3-bit while actual signal size is 5-bit.
|
52 |
|
|
WARNING:HDLCompiler:189 - "C:/Users/Azmath/Documents/M Tech Project/FC2/FluidCore.v" Line 228: Size mismatch in connection of port . Formal port size is 6-bit while actual signal size is 32-bit.
|
53 |
|
|
WARNING:HDLCompiler:327 - "C:/Users/Azmath/Documents/M Tech Project/FC2/Inst_Mem.v" Line 15: Concatenation with unsized literal; will interpret as 32 bits
|
54 |
|
|
WARNING:HDLCompiler:327 - "C:/Users/Azmath/Documents/M Tech Project/FC2/Inst_Mem.v" Line 16: Concatenation with unsized literal; will interpret as 32 bits
|
55 |
|
|
WARNING:HDLCompiler:327 - "C:/Users/Azmath/Documents/M Tech Project/FC2/Inst_Mem.v" Line 17: Concatenation with unsized literal; will interpret as 32 bits
|
56 |
|
|
WARNING:HDLCompiler:327 - "C:/Users/Azmath/Documents/M Tech Project/FC2/Inst_Mem.v" Line 18: Concatenation with unsized literal; will interpret as 32 bits
|
57 |
|
|
WARNING:HDLCompiler:327 - "C:/Users/Azmath/Documents/M Tech Project/FC2/Inst_Mem.v" Line 19: Concatenation with unsized literal; will interpret as 32 bits
|
58 |
|
|
WARNING:HDLCompiler:327 - "C:/Users/Azmath/Documents/M Tech Project/FC2/Inst_Mem.v" Line 20: Concatenation with unsized literal; will interpret as 32 bits
|
59 |
|
|
WARNING:HDLCompiler:327 - "C:/Users/Azmath/Documents/M Tech Project/FC2/Inst_Mem.v" Line 22: Concatenation with unsized literal; will interpret as 32 bits
|
60 |
|
|
WARNING:HDLCompiler:327 - "C:/Users/Azmath/Documents/M Tech Project/FC2/Inst_Mem.v" Line 23: Concatenation with unsized literal; will interpret as 32 bits
|
61 |
|
|
WARNING:HDLCompiler:327 - "C:/Users/Azmath/Documents/M Tech Project/FC2/Inst_Mem.v" Line 26: Concatenation with unsized literal; will interpret as 32 bits
|
62 |
|
|
WARNING:HDLCompiler:327 - "C:/Users/Azmath/Documents/M Tech Project/FC2/Inst_Mem.v" Line 27: Concatenation with unsized literal; will interpret as 32 bits
|
63 |
|
|
WARNING:HDLCompiler:327 - "C:/Users/Azmath/Documents/M Tech Project/FC2/Inst_Mem.v" Line 28: Concatenation with unsized literal; will interpret as 32 bits
|
64 |
|
|
WARNING:HDLCompiler:327 - "C:/Users/Azmath/Documents/M Tech Project/FC2/Inst_Mem.v" Line 29: Concatenation with unsized literal; will interpret as 32 bits
|
65 |
|
|
WARNING:HDLCompiler:327 - "C:/Users/Azmath/Documents/M Tech Project/FC2/Inst_Mem.v" Line 30: Concatenation with unsized literal; will interpret as 32 bits
|
66 |
|
|
WARNING:HDLCompiler:189 - "C:/Users/Azmath/Documents/M Tech Project/FC2/Test_Bed.v" Line 51: Size mismatch in connection of port . Formal port size is 4-bit while actual signal size is 32-bit.
|
67 |
|
|
Completed static elaboration
|
68 |
|
|
Compiling module Staller
|
69 |
|
|
Compiling module P_Reg(p_reg_w=15)
|
70 |
|
|
Compiling module P_Reg(p_reg_w=118)
|
71 |
|
|
Compiling module P_Reg(p_reg_w=72)
|
72 |
|
|
Compiling module P_Reg(p_reg_w=38)
|
73 |
|
|
Compiling module IF_Stage
|
74 |
|
|
Compiling module Reg_File
|
75 |
|
|
Compiling module Reg_Hist
|
76 |
|
|
Compiling module ID_Stage
|
77 |
|
|
Compiling module uOP_Store
|
78 |
|
|
Compiling module int_ALU
|
79 |
|
|
Compiling module Shifter
|
80 |
|
|
Compiling module EX_Stage
|
81 |
|
|
Compiling module MEM_Stage
|
82 |
|
|
Compiling module WB_Stage
|
83 |
|
|
Compiling module interrupt_unit
|
84 |
|
|
Compiling module FluidCore
|
85 |
|
|
Compiling module Inst_Mem
|
86 |
|
|
Compiling module data_mem
|
87 |
|
|
Compiling module ioPort
|
88 |
|
|
Compiling module Test_Bed
|
89 |
|
|
Compiling module tb_Test_Bed
|
90 |
|
|
Compiling module glbl
|
91 |
|
|
Time Resolution for simulation is 1ps.
|
92 |
|
|
Waiting for 1 sub-compilation(s) to finish...
|
93 |
|
|
Compiled 23 Verilog Units
|
94 |
|
|
Built simulation executable C:/Users/Azmath/Documents/M Tech Project/FC2/tb_Test_Bed_isim_beh.exe
|
95 |
|
|
Fuse Memory Usage: 27728 KB
|
96 |
|
|
Fuse CPU Usage: 686 ms
|