OpenCores
URL https://opencores.org/ocsvn/fluid_core_2/fluid_core_2/trunk

Subversion Repositories fluid_core_2

[/] [fluid_core_2/] [trunk/] [xilinx14.5 project/] [fuse.xmsgs] - Blame information for rev 4

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 4 azmathmoos
2
7
8
"C:/Users/Azmath/Documents/M Tech Project/FC2/int_ALU.v" Line 25: Concatenation with unsized literal; will interpret as 32 bits
9
10
 
11
"C:/Users/Azmath/Documents/M Tech Project/FC2/Staller.v" Line 29: Concatenation with unsized literal; will interpret as 32 bits
12
13
 
14
"C:/Users/Azmath/Documents/M Tech Project/FC2/Inst_Mem.v" Line 19: Constant value is truncated to fit in <6> bits.
15
16
 
17
"C:/Users/Azmath/Documents/M Tech Project/FC2/Inst_Mem.v" Line 15: Concatenation with unsized literal; will interpret as 32 bits
18
19
 
20
"C:/Users/Azmath/Documents/M Tech Project/FC2/Inst_Mem.v" Line 16: Concatenation with unsized literal; will interpret as 32 bits
21
22
 
23
"C:/Users/Azmath/Documents/M Tech Project/FC2/Inst_Mem.v" Line 17: Concatenation with unsized literal; will interpret as 32 bits
24
25
 
26
"C:/Users/Azmath/Documents/M Tech Project/FC2/Inst_Mem.v" Line 18: Concatenation with unsized literal; will interpret as 32 bits
27
28
 
29
"C:/Users/Azmath/Documents/M Tech Project/FC2/Inst_Mem.v" Line 19: Concatenation with unsized literal; will interpret as 32 bits
30
31
 
32
"C:/Users/Azmath/Documents/M Tech Project/FC2/Inst_Mem.v" Line 20: Concatenation with unsized literal; will interpret as 32 bits
33
34
 
35
"C:/Users/Azmath/Documents/M Tech Project/FC2/Inst_Mem.v" Line 22: Concatenation with unsized literal; will interpret as 32 bits
36
37
 
38
"C:/Users/Azmath/Documents/M Tech Project/FC2/Inst_Mem.v" Line 23: Concatenation with unsized literal; will interpret as 32 bits
39
40
 
41
"C:/Users/Azmath/Documents/M Tech Project/FC2/Inst_Mem.v" Line 26: Concatenation with unsized literal; will interpret as 32 bits
42
43
 
44
"C:/Users/Azmath/Documents/M Tech Project/FC2/Inst_Mem.v" Line 27: Concatenation with unsized literal; will interpret as 32 bits
45
46
 
47
"C:/Users/Azmath/Documents/M Tech Project/FC2/Inst_Mem.v" Line 28: Concatenation with unsized literal; will interpret as 32 bits
48
49
 
50
"C:/Users/Azmath/Documents/M Tech Project/FC2/Inst_Mem.v" Line 29: Concatenation with unsized literal; will interpret as 32 bits
51
52
 
53
"C:/Users/Azmath/Documents/M Tech Project/FC2/Inst_Mem.v" Line 30: Concatenation with unsized literal; will interpret as 32 bits
54
55
 
56
"C:/Users/Azmath/Documents/M Tech Project/FC2/tb_Test_Bed.v" Line 11: Port data is not connected to this instance
57
58
 
59
"C:/Users/Azmath/Documents/M Tech Project/FC2/Test_Bed.v" Line 46: Port io_data is not connected to this instance
60
61
 
62
"C:/Users/Azmath/Documents/M Tech Project/FC2/FluidCore.v" Line 89: Port exInstClk is not connected to this instance
63
64
 
65
"C:/Users/Azmath/Documents/M Tech Project/FC2/Staller.v" Line 29: Concatenation with unsized literal; will interpret as 32 bits
66
67
 
68
"C:/Users/Azmath/Documents/M Tech Project/FC2/FluidCore.v" Line 35: Size mismatch in connection of port <stall>. Formal port size is 1-bit while actual signal size is 32-bit.
69
70
 
71
"C:/Users/Azmath/Documents/M Tech Project/FC2/FluidCore.v" Line 111: Size mismatch in connection of port <wb_reg>. Formal port size is 3-bit while actual signal size is 5-bit.
72
73
 
74
"C:/Users/Azmath/Documents/M Tech Project/FC2/FluidCore.v" Line 175: Size mismatch in connection of port <write_uop>. Formal port size is 13-bit while actual signal size is 32-bit.
75
76
 
77
"C:/Users/Azmath/Documents/M Tech Project/FC2/int_ALU.v" Line 25: Concatenation with unsized literal; will interpret as 32 bits
78
79
 
80
"C:/Users/Azmath/Documents/M Tech Project/FC2/FluidCore.v" Line 225: Size mismatch in connection of port <intr_inx>. Formal port size is 3-bit while actual signal size is 5-bit.
81
82
 
83
"C:/Users/Azmath/Documents/M Tech Project/FC2/FluidCore.v" Line 228: Size mismatch in connection of port <new_vector>. Formal port size is 6-bit while actual signal size is 32-bit.
84
85
 
86
"C:/Users/Azmath/Documents/M Tech Project/FC2/Inst_Mem.v" Line 15: Concatenation with unsized literal; will interpret as 32 bits
87
88
 
89
"C:/Users/Azmath/Documents/M Tech Project/FC2/Inst_Mem.v" Line 16: Concatenation with unsized literal; will interpret as 32 bits
90
91
 
92
"C:/Users/Azmath/Documents/M Tech Project/FC2/Inst_Mem.v" Line 17: Concatenation with unsized literal; will interpret as 32 bits
93
94
 
95
"C:/Users/Azmath/Documents/M Tech Project/FC2/Inst_Mem.v" Line 18: Concatenation with unsized literal; will interpret as 32 bits
96
97
 
98
"C:/Users/Azmath/Documents/M Tech Project/FC2/Inst_Mem.v" Line 19: Concatenation with unsized literal; will interpret as 32 bits
99
100
 
101
"C:/Users/Azmath/Documents/M Tech Project/FC2/Inst_Mem.v" Line 20: Concatenation with unsized literal; will interpret as 32 bits
102
103
 
104
"C:/Users/Azmath/Documents/M Tech Project/FC2/Inst_Mem.v" Line 22: Concatenation with unsized literal; will interpret as 32 bits
105
106
 
107
"C:/Users/Azmath/Documents/M Tech Project/FC2/Inst_Mem.v" Line 23: Concatenation with unsized literal; will interpret as 32 bits
108
109
 
110
"C:/Users/Azmath/Documents/M Tech Project/FC2/Inst_Mem.v" Line 26: Concatenation with unsized literal; will interpret as 32 bits
111
112
 
113
"C:/Users/Azmath/Documents/M Tech Project/FC2/Inst_Mem.v" Line 27: Concatenation with unsized literal; will interpret as 32 bits
114
115
 
116
"C:/Users/Azmath/Documents/M Tech Project/FC2/Inst_Mem.v" Line 28: Concatenation with unsized literal; will interpret as 32 bits
117
118
 
119
"C:/Users/Azmath/Documents/M Tech Project/FC2/Inst_Mem.v" Line 29: Concatenation with unsized literal; will interpret as 32 bits
120
121
 
122
"C:/Users/Azmath/Documents/M Tech Project/FC2/Inst_Mem.v" Line 30: Concatenation with unsized literal; will interpret as 32 bits
123
124
 
125
"C:/Users/Azmath/Documents/M Tech Project/FC2/Test_Bed.v" Line 51: Size mismatch in connection of port <fc_data>. Formal port size is 4-bit while actual signal size is 32-bit.
126
127
 
128
129
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.