OpenCores
URL https://opencores.org/ocsvn/fpga-cf/fpga-cf/trunk

Subversion Repositories fpga-cf

[/] [fpga-cf/] [trunk/] [hdl/] [PATLPP/] [microcodelogic/] [sim.do] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 peteralieb
quit -sim
2
vlog ./microcodesrc/microcodesrc.v
3
vlog microcodelogic.v
4
vlog microcodelogic_tb.v
5
 
6
vsim -L unisims_ver -voptargs=+acc microcodelogic_tb
7
 
8
add wave \
9
{sim:/microcodelogic_tb/clk } \
10
{sim:/microcodelogic_tb/rst } \
11
{sim:/microcodelogic_tb/sof_in } \
12
{sim:/microcodelogic_tb/eof_in } \
13
{sim:/microcodelogic_tb/src_rdy_in } \
14
{sim:/microcodelogic_tb/dst_rdy_out } \
15
{sim:/microcodelogic_tb/comp_res } \
16
{sim:/microcodelogic_tb/dst_rdy_in } \
17
{sim:/microcodelogic_tb/sof_out } \
18
{sim:/microcodelogic_tb/eof_out } \
19
{sim:/microcodelogic_tb/src_rdy_out } \
20
{sim:/microcodelogic_tb/comp_mux_a_s } \
21
{sim:/microcodelogic_tb/comp_mux_b_s } \
22
{sim:/microcodelogic_tb/inst_constant } \
23
{sim:/microcodelogic_tb/sr1_in_en } \
24
{sim:/microcodelogic_tb/sr2_in_en } \
25
{sim:/microcodelogic_tb/sr1_out_en } \
26
{sim:/microcodelogic_tb/sr2_out_en } \
27
{sim:/microcodelogic_tb/reg_addr } \
28
{sim:/microcodelogic_tb/reg_wen_high } \
29
{sim:/microcodelogic_tb/reg_wen_low } \
30
{sim:/microcodelogic_tb/mux_data_out_s }
31
 
32
add wave \
33
{sim:/microcodelogic_tb/DUT/pc }
34
 
35
run 2000ns
36
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.