OpenCores
URL https://opencores.org/ocsvn/fwrisc/fwrisc/trunk

Subversion Repositories fwrisc

[/] [fwrisc/] [trunk/] [rtl/] [fwrisc_defines.vh] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 mballance
/****************************************************************************
2
 * Copyright 2018 Matthew Ballance
3
 *
4
 * Licensed under the Apache License, Version 2.0 (the
5
 * "License"); you may not use this file except in
6
 * compliance with the License.  You may obtain a copy of
7
 * the License at
8
 *
9
 * http://www.apache.org/licenses/LICENSE-2.0
10
 *
11
 * Unless required by applicable law or agreed to in
12
 * writing, software distributed under the License is
13
 * distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
14
 * CONDITIONS OF ANY KIND, either express or implied.  See
15
 * the License for the specific language governing
16
 * permissions and limitations under the License.
17
 ****************************************************************************/
18
 
19
`define OP_ADD 3'b000
20
`define OP_SUB 3'b001
21
`define OP_AND 3'b010
22
`define OP_OR  3'b011
23
`define OP_XOR 3'b100
24
`define OP_SLL 3'b101
25
`define OP_SRL 3'b110
26
`define OP_SRA 3'b111
27
 
28
`define COMPARE_EQ  2'b00
29
`define COMPARE_LT  2'b01
30
`define COMPARE_LTU 2'b10
31
 
32
`define FETCH                                   4'b0000
33
`define DECODE                                  4'b0001
34
`define EXECUTE                                 4'b0010
35
`define CSR_1                                   4'b0011
36
`define CSR_2                                   4'b0100
37
`define MEMW                                    4'b0101
38
`define MEMR                                    4'b0110
39
`define EXCEPTION_1                             4'b0111
40
`define EXCEPTION_2                             4'b1000
41
`define SHIFT_1                                 4'b1001
42
`define SHIFT_2                                 4'b1010
43
`define CYCLE_COUNT_UPDATE_1    4'b1011
44
`define CYCLE_COUNT_UPDATE_2    4'b1100
45
`define INSTR_COUNT_UPDATE_1    4'b1101

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.